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Selective Epitaxial Girowth (SEG) of silicon has shown great potential for
advanced integrated circuit technologies. Before SEG can be fully utilized,
sidewall defects must be reduced or at least controlled.

The phenomena

responsible for these defects were not understood, therefore more quantification
of the sidewall defects is necessary. Walled diodes have been used to measure
the sidewall leakage currents, but are susceptible to problems which make
them poor devices for comparing different sidewall interfaces. A new device
structure, the Sidewall Gate Controlled Diode (SGCD), is presented for the
quantification of the defects near the SEG sidewall. The SGCD is shown to
have advantages over the use of walled diodes despite the complex fabrication
process required to build it. The development of the fabrication process for
this device and the verification of its useful operation are presented. After the
operation of the SGCD was verified, the device was used to evaluate the effects
of various SEG deposition parameters on the sidewall defect density. This
study determined that lower temperature, slower growth rate depositions fol
lowed with an in-situ hydrogen anneal generally reduced the defect density.
Inconsistencies in the results also indicated that the profile of the sidewall hiay
also influence the defect density at the SEG/oxide sidewall.

C H A P T E R I - IN T R O D U C T IO N

1;1 B ack grou n d

Silicon Selective Epitaxial Growth (SEG) and related technologies have
demonstrated potential for use in producing cheaper, smaller, faster, more
efficient integrated circuits. Before the SEG technologies can be used for many Of
the proposed applications, material quality issues must be addressed. The investi
gation of sidewall interface defects created with SEG is part of a research pro
gram for developing advanced bipolar applications of SEG.
This thesis addresses the quantification of the sidewall interface defect densi
ties. After developing a measurement technique and structure for quantifying
these defects, procedures designed to minimize the defect densities in and around
the SEG material were Studied. These procedures are applicable to the devices
currently under developtnent which include the Epitaxial Lateral Overgrowth
Bipolar Junction Transistor (ELOSJT) [l] and the Quasi-Dielectrically Isolated
Bipolar Junction Transistor (QDIBJT) [2].

1.2 O verview

A literature review is presented in the second chapter to provide background
Jnfqrrnatipn on selective epitaxy technologies, selective epitaxial material quality,
and applications of selective epitaxy technologies. The current knowledge of the
sidewall defects is presented as well.

In Uki Ih3rd chapter,, the Sidewall (Hate Controlled Diode (SGCD) is
presented as a new device structure designed for investigating the SEG/oxide
sidewall interface. The theory and a demonstration of the operation of a planar
gate controlled diode is presented. The theory of operation of the SGCD is dis
cussed, and. the description of the test mask set is Included.
The development of the fabrication process used to create the unique SGCD
is discussed in Chapter 4. The creation of the SEG Seed window with the oxi
dized polysilicon sidewalls is discussed in detail. Other, fabrication techniques,
which are necessary for the realization of the SGCD but not related to the SEG
material quality, are also presented. Many of these techniques will be useful for
constructing the ELOBJT and other devices such as a vertical gate MOSFET.
v

The electrical test data obtained from the SGCD on SEG material is

presented in the fifth chapter. Data which verifies the intended operation of the
SGCD is presented. After the successful operation of the SGCD has been verified,
the evaluations of different sidewall interfaces produced with different process
techniques are presented.

These results are discussed, and conclusions are

presented on the source of the sidewall defects.
:

Finally, a summary and recommendations of future work are presented in

Chapter 6.

■
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C H A P T E R 2 - L IT E R A T U R E Pu r v e y

2.1 S electiv e E p ita x ia l G row th T ech n o lo g ies

Silicon Selective Epitaxial Growth (SEG) is a technique which allows the epi
taxial giowth of silicon only at selected locations on a wafer. SEG evolved from
full-wafer silicon epitaxy, and hence, the growth conditions are quite similar to
those of full-wafer epitaxy. SEG has only recently overcome problems ^ith
defects, nonuniform growth rates, and selectivity with the utilization of purilied
hydrogen (H2 ), hydrogen chloride (HCl), and dichlorosilane (SiH2CV or DCS)
gasses at low temperatures (<1000 ° C) and reduced pressures (10-200T) in cold
wall epitaxial reactors [3-8].
Selective epitaxy is grown in seed holes, which are defined in a high tempera
ture mask, usually oxide, on a silicon wafer as shown in Figure 2.1(a). The selec
tive epitaxial deposition is performed under conditions which allow epitaxial
growth only on the exposed silicon surfaces and nbt on the oxide surfaces. Epi
taxial Lateral Overgrowth (ELO) is grown under identical conditions as SEG, but
ELO is grown for longer periods of time so that the epitaxy grows out of the Seed
hole, spreading laterally over the oxide mask as depicted in Figure 2.1(b).
Confined Lateral Selective Epitaxial Growth (CLSEG) [9| is grown using the same
conditions as SEG, but the silicon grows vertically and then laterally in a cavity
or tunnel in the oxide or nitride layer as shown in Figure 2.1(c).
The SEG deposition begins with a H2 bake and an optional HCl etch, both
at the deposition temperature, to clean the silicon growth Shrface in the seed

subst r a te

Ca)

> i d e u a l ] oxide
i n t e r f ace

oxide or

JSnnrIde
CLSEG

Ce >

Windows, During the H2 bake, the reaction Si + SiO2 —►2SiO(g) removes the
native oxide [10], This etch competes with the oxidation Of silicon by water vapor
and oxygen [11,12] and requires a very dry and oxygen free environment for
removing the native oxide. H2 is introduced into the. reactor during this etch
Sihce it is easily cleaned a n i dried, will hot react with* the wafers or the epitaxial
reactor, and because it will displace or carry out the residual H2O and O2. The
H2 gas becomes the principal source of H2O and O2 in the reactor, such that purifyers on the U2 lines can significantly lower the H2O and O2 partial pressures in
the reactor, as does the utilization of reduced pressure operation. Because of the
dependence Of the reaction rates on temperature, the H2O and O2 partial pres
sures in the reactor must be lowered as the deposition temperature is lowered.
The etching of the native oxide proceeds from defects or contamination on
the oxide. Pinholes form at these points, and grow across the surface until they
meet when all of the native oxide has been removed [10]. During the H2 bake,
the native oxide is not thinned because the oxide reacts With the silicon only at
the exposed silicon/oxide interfaces. This reaction will undercut and lift-off por
tions of the oxide mask if it proceeds too quickly (at high temperatures) or is car
ried out for too long [13]. The dry, oxygen free environment must also be main
tained during the deposition so that SiO2 is not incorporated into the epitaxial
silicon [14],
The HGl etch does not attack the native oxide but does etch the silicon sur
face. This etch is performed after the native oxide has been removed with the H2
bake and is used to remove surface impurities or surface damage that may occur
from a Reactive Ion Etch (RIE) step. The atomically clean surface required for
low defect epitaxy is created.

6

Selective epitaxy depositions are performed in the same type of inductive of
radiantly heated cold wall reactors as are used with full-wafer epitaxy, except
that SEG is typically deposited in reactors capable of reduced pressure operation.
,The cold wall reactor is used: to minimize contamination froni thej wall of the
reactor and to help prevent gas phase nucleation of silicon. The lower tempera
ture walls have a lower rate of desorption of adsorbed gasses, water vapor, and
other impurities, resulting in a lower concentfation of the impurities in the gas
stream. Incorporation of these impurities into the epitaxial silicon growth results
in higher defect densities, and the degradation of the performance of devices
made in thesm

Gas phase nucleation is undesirable because it leads to noil-

epitaxial deposition (polysilicon). In a cold wall reactor, the gasses- are much
cooler than the substrate an dattain decomposition temperatures only when near
the substrate. As the deposition (gas is heated near the surface, it partially
decomposes and forms intermediate deposition compounds. Some of these compounds are adsorbed onto surface sites on the exposed silicon substrate where
they further react to ultimately yield anew silicon atom bound in the crystal lat
tice of the substrate. DCS is typically used as the silicon source gas, but silicon
tetrachloride (SiCl4), trichlorosilane (SiHCl3), and silane (SiH4) can be used as
well [3,1S-17]. A carrier gas of hydrogen is used to improve the uniformity of the
growth rates across a single wafer and from wafer to wafer without contaminating
the chamber .
bhicle^

mask grows into polysilicon (poly) and produces

nonselective growth. The prevention of nucleation (is most easily achieved with
the addition of HCl to the deposition gasses [3], but the selectivity is also affected
by the DCS and H2 flow rates, the deposition temperature, and the deposition
pressure. When nucleation does occur, there is typically a denuded zone around

9

photolithography difficult arid reduce the integrity of metal arid polysilicon inter
connect lines. One solutiori to this problem is to planarize the surface of the
wafer after the SEG stop. A typicril planarization technique requires the confor
mal deposition and re-flow of an oxide, leaving a planar surface for interconnects.
Another planarization technique which can be used begins with nitride islands on
the oxide SEG mask. ELO material is grown between seed windows and the
nitride islands.

All of the epitaxy above the oxide is etched off using an

chemical-mechanical polishing technique. The nitride islands act as an fetch stop
so that a uniform thickness of epitaxy can be defined above the masking oXide.
An additional benefit with this technique is that it compensates for potential
nonuniform growth rates of the epitaxy, either across the wafer, wafer to wafer,
or from run to run.
Intra-wafer and inter-wafer uniformities have been reported as 2-5% [22,23].
In general, lower deposition temperatures and pressures will provide better unifor
mity was discussed above. Decreasing the ratio of oxide area to silicon area
improves the uniformity within a run [2-lj. The fine tuning of the epitaxial
parameters, which maximize uniformity, vary considerably between reactors and
operating points. This is a complex problem which is currently being studied by
others.
Early attempts at ELO focused on achieving large aspect ratios of lateral epi
taxial growth across the oxide mask to vertical growth above tfjie mask. The large
aspect ratio was desired for application to a Silicon On Insulator (SOI) technol
ogy. For this technology, Wide thin layers of silicon would be dielectrically iso
lated for use in building devices. Early reports of aspect ratios greater than one
[17] have not been repeatable, and may have been exaggerated due to measure
ment

errors

caused

by

growth

frtsm pinholes

formed

in

thin

oxides.
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Ileproduceablc aspect ratios are approximately 1:1. The recently introduced
C LSK G technique can be used to achieve effective aspect ratio greater than 1:1
because it allows long thin fingers of epitaxial silicon to be grown exactly where
they are desired and with a precise thickness,
The dopant level in the epitaxial layer is controlled by the amount of dopant
introduced into the reactor, by the dopant concentration in the substrate, and by
bow far the epitaxial layer has grown above the substrate. The intrinsic doping
with no intentional dopants introduced into the reactor and a lightly doped sub
strate is about 5011-cm and n-type. The gaseous dopants which are intentionally
introduced include diborane (boron), phosphine (phosphorus), and arsine
(arsenic), These dopants are introduced into the reactor along with the silicon
source gas, Attempts to change the dopant concentration during the epitaxial
growth may be affected by enhanced diffusion along the sidewall interface. The
enhanced diffusion is a result of weak bonding at the interface created by the
etching effect on the oxide, from, the Si + Si% ^ 2SiQ reaction.
Two phenomena, solid state diffusion and autodoping, are responsible for the
interaction between the substrate dopant concentral ion and the doping of the epiIaxial layer: solid state diffusion,. and autodoping. Solid state diffusion is the
diffusion of Uie dopant along its concentration gradient. Auto doping is a process
where the dopant present at the surface of Uie wafer leaves the surface of the
wafer, ('liters the gas phase, and is then reineorp,©rated into the growing; epitaxial
region. .Au Iodo pi rig lias a, similar effect as solid state diffusion, hut it produces a
sIigiiiIy diOerent dopant profile.. Both autodoping and solid state diffusion are
minimized with the low ternperature reduced pressure conditions' utilized for
selective epitaxy-

11

Low defect density in the bulk regions of SEG have been demonstrated by
fabrication of bipolar and MOS transistoirs, and planar gate controlled diodes that
have electrical characteristics similar to those made in substrate material [25-27].
The mihoHty carrier lifetimes in the bulk SBG tegions'Were! 'Vwithihzhnv-Otder. of
magnitude of the lifetime in the silicon substrate [25,26].
The defect density associated with the SEG silicon/oxide sidewall interface,
noted in Figure 2.1(a), is much greater than the density of defects at the
silicon/oxide interface created by thermally oxidizing the silicon substrate. These
SEG sidewall defects lead to larger p-n junction leakage currents and lower
breakdown voltages in walled p-n junction diodes than in similar planar diodes
fabricated in the same SEG material [20,27-30]. Walled junctions terminate at
the silicon/oxide sidewall interface along the perimeter of the SEG seed hoie as
shown in Figure 2.3(a). Reverse bias leakage currents of walled diodes have been
reported with a minimum mean ten times greater than those of the planar diodes
of Figure 2.3(b) [27-29]. More importantly, it is reported that the leakage currents
in walled devices are less consistent from device to device than in planar devices
with identical bulk doping profiles [20]. This is an important performance criteria
for typical integrated circuits that have thousands of transistors and must be
designed to tolerate the average worst case performance of all the transistors on a
die. .Junction breakdown voltages are reported to be lower for walled junctions
than for planar junctions. This may be due to enhanced diffusion at the sidewall
defects which would produce a rough p-n junction.
In summary, the two most critical problems with SEG are faceting and the
sidewall defects. The faceting can be overcome with additional conventional pro
cess techniques. The sidewall defects near walled junctions increase the reverse
bias junction leakage currents across the junctions and lower the junction

substrate

depl
region

<a)

Figure 2.3.

-V
-.,-I
a) Walled and b) planar p-n junction diodes formed in SEG.

breakdown voltages. iTheSe effects degrade device performance, increase power
consumption, and incj-ease substrate currents which can lead to Iatchup. The
sidevrall defects need tb be quantified and reduced by special techniques whick is
the subject of this thesis.
;

2.3 Sid ew alL D efects

;•

:'r'; ■
■‘k.

2.3.1 Published Data
The published data on the SEG/oxide sidewall interface defects includes
walled diode data, Tfilkl evaluations, results from defect etching, and data from
neat sidewall planar diodes used to find and identify the defects. Early data [17]
consisted of the recording of the defects that was enhanced by the Schirnmel
defect etch [31] on SEG grown from SiH4. Dislocations and stacking faults were
also reported.
The next report [7,20,27] included both TEM and walled diode data. SEG
grown with DCS, HCl, and H 2 at 50T and 950 ° C produced walled diodes with
larger leakage currents when the seed hole was aligned to the [110] direction com
pared to the [100] direction on a (100) wafer. Secondly, IOOOA of nitride on the
sidewalls resulted in a larger spread of leakage currents than did oxide sidewalls.
Defects that could be seen at the top surface of the SEG with an optical micro
scope were recorded per length of sidewall interface for SEG grown at different
temperatures and HCl flow rates. SEG grown with higher HCl flows or lower
deposition temperatures resulted in fewer sidewall defects at the surface. Finally,
TEM analysis revealed stacking faults and dislocations near the sidewall interface.

Similar results to those discussed above were reported by another group [32|,
Edge MOS transistor leakage leakage currents, equivalent to walled diode leakage
currents, were reported as a function of deposition temperature, pressure, HCl
concentration, and seed hole alignment. Lower temperature, reduced pressure
depositions, lower HCl flow rates at 1050 0C, and alignment of the seed hole to
the [1Q0] direction all reduced the leakage currents.

Walled diode leakage

currents in SEG grqwn at 30T and 850 ° C were 3-4 orders of magnitude lower
than the leakage currents of walled diodes in SEG grown at 760T and 1050 0C.
Optical defect counts were conducted, these counts support the leakage current
data except for the HCl concentration results. Reduced temperature and pressure
during the deposition lowered the visible defect density at the SEG surface along
the sidewall interface. The visible defects decreased vyith increasing HCi flow
rates when compared to the increased leakage currents with higher HCl flow rates
reported in the same article. No explanation was offered for the discrepancy in
the effects of HCL Finally, TEM analysis revealed stacking faults and disloca
tions. These defects were reduced,.in number when the edges of the seed were
aligned to the [10,0] direction instead of the [110] direction on (100) wafers. Twin
ning was looked for but not observed,
TEM analysis by a different group [21] revealed twinning, but no stacking
faults or dislocations in SRG grown with DCS, HC1, and H2 at 50-100T and 950IOOO0C.
Planar diodes built near the sidewall interface were tested [22] to find the
dependence of defect density on distance from the interface and as a function of
deposition temperature. The planar diodes were situated at a range of distances
from the sidewall interface in 0.5/irn increments. The sidewall leakage current
dropped by an order of magnitude and became constant at a distance of 2/im

frotii the sidewall interface. The leakage also dropped by half an order Of magni
tude as the deposition temperature was dropped from 1000 ° C to 900 3C.
In summary, lower deposition temperatures and pressures reduce the sidewall
interface defect densities as does alignment of the seed hole to the [100] direction.
It is hot clear what affect the HCl flow rate lias on the defect density, and it is not
clear what defects are being created along the sidewall interface.

2.12 Theories on the Cause df the SEG/Oxide Sidewall Defects
Based on the data presented, three theories on the phenomena that may be
responsible for the large junction leakage currents have been published: interface
states due to weak bonding between, the SEG silicon and the oxide wall; defects
induced by thermal stress after the SEG growth; and defects nucleated as the sili
con grows along the sidewall interface.
Excessive interface states resulting from weak bonding between the epitaxial
silicon and the oxide mask can produce excessive sidewall leakage currents. Evi
dence for weak bonding include enhanced diffusion of impurities along the inter
face and an enhanced oxide etch rate along the sidewall interface [30,33]. Weak
bonding is probably a result of the SiO2 + Si —* 2SiO(gj reaction at the
silicon/oxide interface during the epitaxial growth [10,11]. This reaction etches
away the silicon and Oxide atoms at the interface and leaves d sheet of voids in
their place. These voids result in dangling silicon bonds which are the source of
interface states.
Recent results from poly/oxide/ELO capacitors, fabricated by growing EbO
over the oxidized poly gate, have shown the bottom silicon/oxide interface of the
ELO does not have an excess number of interface states after a 920 0C anneal

[34j. This interface, beneath the ELO, is expected to be similar to the SEG
sidewall interface. The capacitor study implies that-interface states are probably
not the major source of recombination-generation centers. Additionally, the
enhanced oxide etch rates observed immediately after the epitaxial deposition are
not present after a post-epitaxial oxidation [33]. The implication is the interface
will be healed when it is re-oxidized during normal post-epitaxial processing. This
would leave a thermally oxidized silicon surface with few interface states.
The second phenomenon which may be responsible for the large leakage is
thermal stress induced by differences in the coefficient of thermal expansion for
silicon and its oxide [35]. This stress may result in the formation of slip disloca
tions at or near the sidewall interface [36]. When patterns are aligned to the [110]
direction, this stress is relieved along the ( i ll ) slip planes. This results in a large
number of slip dislocations which propagate up the ( ill) slip planes. Patterns
aligned to the [100] direction do not have stress lines aligned with slip planes and
are not as likely to nucleate defects. The thermal stress induced during the cool
down immediately after the SEG step may be concentrated at fewer points of
bonding along the sidewall due to the weak bonding mentioned above. Increased
stress at fewer points has a higher probability of producing dislocation defects
near the epitaxial sidewall than the better silicon/oxide bonding present after a
thermal oxidation.

.

finally, it has been theorized that some defects are nucleated at the sidewall
during the silicon epitaxial growth [21]. The influence of the oxide sidewall bn the
nucleation of the growth planes may create twinning, which has been observed
with XTEM analysis. These defects propagate away from the interface during
subsequent growth of the silicon. The slow growth planes along the sidewalls
aligned to the [l 10] direction, are more likely to nucleate twins than the faster

growing {llO} growth planes growing along the sidewalls aligned to the 100]
direction. The presence of both thfe sidewall oxide and the twins .may also explain
the appearance of {113} growth facets near the sidewall aligned to the [110] pat
tern.

y
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Although there is some evidence for each of the above phenomena, more
infdrmation about the sidewall defects and the effects of changing process param
eters are needed to fully comprehend the origin of these defects. Folldwing the
identification of the characteristics of these effects, procedures might be designed
to eliminate or reduce them to an acceptable level.

2.3.3 Quantification of Electrical Defects at the SEG/Oxide Sidewall
To investigate the sidewall defects, the sidewall surface recombination velo
city find hear sidewall carrier lifetime need to be reliably measured. The devices
used to measure these values on conventional planar surfaces include the junction
diode, the MOS capacitor, and the gate controlled diode.

The SEG/oxide

sidewall interface has a unique location that makes the fabrication and operation
of these devices more difficult, since planar devices cannot be used. In their place,
similar, but more complex, device structures must be fabricated.
Walled diodes are the sidewall equivalent of planar p-n junction diodes and
are the easiest sidewall devices to fabricate. They can be used to estimate the
sidewall leakage current, but they will not yield the location of the defects with
respect to the sidewall interface.
The walled diode requires a selective epitaxial step. This step inchides a ptype diffusion into the selective epitaxy, an n+ diffusion for the substrate contact,
contact holes, and metallization. This process requires four mask steps and one

selective epitaxy.

•■

The measurement of the reverse bias junction leakage current is sufficient for
comparing the sidewall leakage currents of different walled diodes, at low voltages.
This is true because the bulk, or non-sidewall, leakage currents are insignificant.
Evidence includes the data from planar diodes built in selective epitaxy that
reveals reverse bias leakage currents of IxlO15--IxlO16A/cm2. These currents are
two or more orders of magnitude less than the currents measured with walled
diodes, and yet, the only difference between the two devices is that the junction of
the walled diode terminates at the SEG/oxide sidewall interface instead of the
surface of a typical thermal oxide interface. At high voltages, localized avalanche
breakdown may occur as a result of geometric effects created by enhanced impur
ity diffusion, Enhanced impurity diffusion at defects may create diffusion spikes
extending down from the p-n junction. The electric field will concentrate at these
points, and this leads to localized early breakdown. The location of the junction
depletion region is dependent upon the relationship to the sidewall interface, and
it is dependent on both the height of the epitaxy and how fast the dopant impuri
ties diffuse through the sidewall defects. This inconsistency with the location of
the depletion region, in relation to the location of the sidewall interface, makes
the walled diode a poor tool for the comparison of the effect of different SEG
techniques on the sidewall defect density.
The MOS capacitor with a poly gate is very good for analyzing most inter
faces. Unfortunately, it is more complex to fabricate than the walled diode, and it
would suffer from too many parasitic capacitances and structural variations to be
useful for evaluating the sidewall interface.

^
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The fabrication of the sidewall capacitor, Shown in Figure 2.4, begins with
cpriventional fabrication techniques including a thermal oxidation, a poly depositiou, a blanket implant to dope the poly, a photolithography step to define the
poly, and a thermal oxidation of the poly. The second mask level is used to
define the SEG seed with an RIE. The exposed poly is re-oxidized and a Second
RIE is used to re-open the seed hole while leaving the sidewall oxide intact before
the SEG step. The SEG is protected with an oxidation, and the third mask is
used to define diffused n+ regions for low resistance contact to the SE G. Mask
levels four and five are required for contacts arid metallization. This process
includes the added complexity of a masking step and two carefully monitored RIE
steps when compared to the walled diode process.
The first problem with evaluating the sidewall interface is a range of fiat
band voltages will exist for the different locations along the interface. This will
spread out the capacitor plots and make an analysis difficult and unreliable. The
range of flat band voltages is partially due to the variation in the thickness from
1000A to 2000A of the sidewall oxide. This effect is caused by stresses on the poly
during the sidewall oxidation, and the anisotropic etch is not ideal. These effects
are discussed in greater detail in Section 4.2. The doping of the epitaxy will
likely change along the sidewall due to the autodoping effects discussed earlier.
The second problem is a sidewall oxide of 2000A is required to prevent the
formation of pinholes in the oxide [37]. The oxide between the substrate and the
poly gate can be at most 1/un, and the poly thickness may be at most 2/un due to
anisotropic etch rates and the usable thickness of photoresist.

Taking into

account the generous alignment tolerances required because of the large step
heights of more than a micron, approximately 10/Un2 of poly area would be
needed for every 1/un of sidewall capacitor length. The result is the substrate
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accounts for one half of the total capacitance.
The third problem is to eliminate the effects of the depletion region extend
ing into the substrate. Either the substrate can be doped or an additional poly
layer can be fabricated between the gate poly and the substrate to act as a field
plate. Doping the substrate will result in autodoping and will create a more
- ■ '• U1'
’
severe vertical doping profile. This will extend the range of flat band voltages
acfoss the sidewall interface and further smooth out the capdcitor plot. If a new
poly layer is added under the gate, the capacitance from the gate to this poly
layer will be even greater than the substrate-gate capacitance was, and the
gate/SEG capacitance will account for approximately one thifd of the total capa
citance. For these reasons, the sidewall MOS capacitor is not a good device for
investigation of the sidewall interface related defects.
The Sidewall Gate Controlled Diode (SGCD) presented in this work is a new
device Structure and is the sidewall equivalent of the planar gate controlled diode.
The SGCD is shown to be very useful for comparing the locations and densities of
the defects in selective epitaxy grown under different fabrication conditions since
the data produced will not be affected by the unique location of the structure.
Enhanced impurity diffusion at defects will not affect the performance of the
SGCD because the gated region is not diffused with any impurities. The device
and its fabrication are complex and unique and are the subject of this thesis. The
fabrication techniques developed for the SGCD have applications towards the
fabrication of other device structures utilizing SEG technologies, such as the Epi
taxial Lateral Overgrowth Bipolar Junction Transistor (ELOBJT) structure
described below.
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2t4 Applrcatio-ns ©I'lil/@
Silicon selective epitaxy technologies can be used for many different applica
tions with both MOS and bipolar TC technologies. These applications include
simple isolation techniques- [8,19,20,27,38,39] as well as advanced device structures
such as the ELOBJT [1,25], 3D-CMOS [40], compact DRAM [41,42], and SOI
structures [18,26,36,43]. A simple isolation technique is first presented as an
example of an immediate application of SEG. The ELOBJT structure follows, to
show the potential of a more advanced application of the SEG technologies.

2.4.1 Isolation Techniques
Most current IC technologies rely on LOCal Oxidation of Silicon (LOCOS)
isolation techniques. This technique requires 1-1,5-microns spacing between dev
ices in addition to the minimum linewidth. This wasted space adds to intercon
nect parasitics and fabrication costs due to the larger die area required. Secondly,
LOCOS isolation is relatively shallow and does not provide as much resistance to
latch-up as does deeper isolation structures [44]. SEG technologies can provide
isolation widths down to IOOOA with better latch-up resistance than LOCOS.
LOCOS isolation begins with a thin stress relief oxide layer followed by the
deposition of a nitride layer shown in Figure 2.5. The nitride layer is defined,
leaving nitride over the device regions. An oxidation is performed during which a
thick oxide is grown in the field regions, but not under the nitride layer. The
nitride and stress relief oxide are then removed to expose the silicon islands for
the building of the devices. Very little oxide is grown under the nitride since oxy
gen diffuses very slowly through the nitride layer. The oxygen can diffuse laterally
beneath the nitride film. At the edges of the nitride, oxygen diffuses to the silicon
surface where it reacts with the silicon to form silicon dioxide. This produces the
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"bird’s beak" phenomena seen in Figure 2.5. The "bird’s beak" encroaches into
the active device region, increasing the width of the isolation region by 1-2
microns.
Well isolation and tub isolation are used to refer to a number of different iso
lation techniques. In this thesis, the structure shown in Figure 2.6(b) is designated
as well isolation and the structure shown in Figure 2.6(a) is designated as tub iso
lation, SEG well isolation can be used with bipolar, CMOS, or BiCMOS technolopes;. SEG silicon is used to fill wells etched into the substrate to form a planar
surface. The wells of epitaxy are dielectrically isolated on the sides with oxide,
and junction isolated from the substrate at the bottom of the well.
The complete well isolation process, shown in Figure 2.7, begins with the
definition of wells into the substrate at a depth equal to the desired thickness. A
IOOOA oxide is thermally grown to provide the sidewall isolation for the well. This
thickness is the minimum required to prevent pinholes from forming in the oxide
during the cleaning and deposition steps in the epitaxial reactor. The oxide on
the bottom of the well is removed again before cleaning the wafer and performing
the epitaxial deposition. The epitaxy only grows up from the bottom of the wells
since all the other wafer surfaces are covered with the oxide mask. By doping the
epitaxy as it is grown, the junction isolation to the substrate can be formed above
the bottom of the oxide isolation wall of the well, and provides excellent isolation
and latch-up resistance. The regions between wells can be used for dual well
technologies.
The well isolation technique allows the epitaxy to be doped as it is grown.
This provides wells with a highly versatile vertical doping profile. In the dual
well process, this technique can be extended to give each set of wells its own doping profile, that is independent of the other set of wells.

Currently, in
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conventional CMOS, n-type wells are diffused into a p-type wafer. This produces
a graded ri-type well, and requires that some of the n-type impurities compensate
for the p-type impurities present. Hence ionized impurities are created that do
not add carriers to the silicon but do add scattering centers which lower the
mobility. A light concentration of carriers in the p-type wells requires an exact
knowledge of the n-typd doping profile so that enough p-type impurities are
present to compensate the n-type impurities as well as providing carriers:. With
the dual well SEG process, each well is grown independently, thus eliminating the
compensated impurities.
Well isolation is also beneficial for bipolar technologies as an alternative to
LOCOS isolation. In addition to the reduction in the amount of area used, well
isolation provides a convenient vehicle for the creation of a buried layer. The
buried layer can be incorporated in the growing of the SEG epitaxy. In this way
the buried layer for each well is dielectrically isolated from the adjacent cell. It
eliminates both the extra masking step required to define the buried layer, and
the problems associated with alignment to the conventional buried layer. This
alignment is difficult due to the tendency for the pattern to shift laterally during
the epitaxial growth [45,46]. With well isolation, this pattern shift is overcome by
aligning to the oxide sidewalls around the SEG wells.
Well isolation is a less complex technology than LOCOS. LOCOS isolation
requires two mask steps; one for the buried layer, and one to define the nitride
over the device regions. It requires the growth of doped epitaxy to form the ntype epitaxy layer that will become the device regions. A thermal oxidation and
nitride deposition and removal are also required. Well isolation requires only one
oxidation, one masking step to define the wells in the oxide, and the selective epi
taxial growth. Reduced pressure epitaxial reactors are already used to grow

epitaxy for LOCOS to reduce autodoping and pattern shift. Selective epitaxy,
therefore, requires only an adjustment of the growth conditions. SEG isolation
eliminates a mask step and the nitride process, providing a less complex isolation
technology. This type of SEG isolation has already been demonstrated with both
CMOS and bipolar current mode logic circuits [8,20,38;. Becaiise the devices are
built in SEG material, the SEG material must have few defects so that device
performance is not degraded.
Tub isolation, shown in Figure

2

.6 (a), [19,20,27,39] is similar to well isoIa‘

..

■

'■■v

.

tion, but the seeds are etched to the bottom of a thick oxide. The SEG is grown
in these oxide tubs to the top of the oxide layer. Contact to the substrate is
difficult and extra process steps are required for a twin well technology (requiring
devices in both n-type and p-type material). In addition, the minimum spacing
between devices becomes the minimum linewidth which is much larger than the
1 0 0 0

A separation which is attainable with well isolation. The advantage of tub

isolation is that

it

is simple,

using only one RlE,

and because the

substrate/interconnect capacitance iis reduced due to the thick oxide under the
poly and metal interconnects.
SEG is also useful for trench refill with trench isolation, [4 7 ] shown in Figure
2.6(c), because it can be used to refill trenches without forming voids [48]. This
technique eliminates the need for low defect SEG because no devices are built in
the SEG material. However trench isolation doesn’t share many of the advantages
of well isolation. First, the isolation spacing for trench isolation is the minimum
linewidth instead of

1 0 0 0

A of oxide. Second, for most applications, trench isola

tion requires an additional full-wafer epitaxial step to grow the device material on
the substrate. Third, for bipolar technologies, trench isolation does not overcome
the problems with pattern shift associated with aligning patterns to the buried

layer. Finally, trench isolation does not eliminate compensation with twin well
processes.

2.4.2 Epitaxial Lateral Overgrowth Bipolar Junction Transistor
The Epitaxial Lateral Overgrowth Bipolar Junction Transistor (ELO-BJT)
had been proposed [5] to eliminate; the standard buried layer and thereby decrease
Ce?> Rc> and even Ccb. That structure and its fabrication have been revised to
incorporate the advantages of the CLSEG technology.
The revised ELOBJT, shown in Figure 2 .8 (a), is a self isolating high perfor
mance bipolar transistor structure fabricated with one SEG and two CLSEd
steps. Along with self-isolation, the structure has other advantages such as
reduced parasitic capacitances, reduced parasitic resistances, a flexible process
technology, and potential application to BiCMOS. The SEG forms the intrinsic
or active regions of the device arid the emitter Contact. The two CLSEG steps
create the dielectrically isolated low resistance monocrystalline extrinsic regions
between the intrinsic base and collector regions and their metal contacts. ThO
emitter/base, base/collector, and collector/substrate junction dimensions are all
minimum linewidths, and are all self aligned. Hence, the parasitic (extrinsic)
junctions have been virtually eliminated.
The ELOBJT fabrication, process starts with a thermally oxidized ( 1 0 0 ) ptype silicon wafer. Polysilicon (poly) is deposited, defined, and oxidized to form
the mold for the extrinsic collector CLSEG. Another poly layer is deposited,
defined, and oxidized as a mold for the extrinsic base CLSEG. Next, the SEG
seed hole (emitter) is masked with photoresist and anisotropically etched to the
lower, or extrinsic collector, poly layer. A highly selective isotropic etch is used to
remove all of the poly silicon from the wafer, leaving the oxide structures iutact
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a) Revised epitaxial lateral overgrowth bipolar junction transistor
(ELOBJT) structure, b) Super self aligned bipolar transistor (SST)
structure.

to form the cavities for the CLSEG of the extrinsic regions, The SEG seed hole is
again anisotropically etched to the substrate. Cleaning the wafer precedes grow
ing enough SEG to almost fill the seed hole. A thin oxide is deposited on top df
the SEG, and a protective nitride is grown over the entire wafer. This nitride
prevents further oxidation of the SEG and it can be removed with a wash etch
IatUr in the process.
A via hole is opened to the extrinsic collector cavity, and n+ CLSEG is
grown out to the via hole and then oxidized. Another via hole is next opened to
the extrinsic base cavity, p ' CLSKG is grown out to this via hole and also oxi
dized. The protective nitride and the thin oxide over the SEG are both removed
before boron and arsenic are implanted into the SEG and annealed to form the
intrinsic base and emitter regions respectively. Finally, contacts are opened to
the extrinsic collector and base regions followed by metal deposition and
definition steps.
There are many potential advantages of this structure, including very low
parasitic capacitances and resistances, good inverted operation characteristics,
and self isolation.
Switching speed .and unity gain frequency (fT) are limited by the transit
times of the carriers through the device and by intrinsic and parasitic charging
associated with specific device geometries. The dielectric isolation around the
extrinsic

base

and

collector

regions

provides

lower

base/collector

and

collector/substrate capacitances with the revised ELORJT than with conventional
structures. Virtually all bipolar transistors, including recent advanced structures,
have used an n+ buried layer or sub-collector to reduce collector resistance,
Although a buried layer accomplishes its goal of reducing collector resistance, it
inherently provides a large collector to substrate area and therefore capacitance
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(Ccs). LOCOS [49], SICOS [50], and SST (shown in Figure 2 .8 (b)) [51-53], regard
less of their advanced upper structures, have the same buried layer, with similar
collector-substrate capacitance (Ccs) per unit area. The collector-substrate capa
citance is normally the largest of all parasitic capacitances. For example, in the
SST structure, Ccs is roughly a multiple of three greater than the icMleetor-base
capacitance (CcJ3). Although Ccs does not enter into the unity gain frequency
equation (defined with collector shorted to ground), it is frequently a significant
parasitic in many circuit applications (digital and analog). Therefore, it is clearly
desirable to eliminate the standard buried layer without increasing the collector
resistance, as has been done with the ELOBJT.
Just as with the buried layer, all of the conventional bipolar transistor struc
tures (except the SICOS structure) have parasitic extrinsic base/collector junc
tions, with a large associated capacitance (CcJ3). The revised ELOBJT utilizes a
sidewall extrinsic base to InJtripMc (active) base region contact similar to that of
the SICOS transistor. Device speeds are even more sensitive to CcJ3 than they are
to Ccs, thus it is even more important to minimize this capacitance, As with the
extrinsic collector, the dielectric isolation around the extrinsic base provides the
minimal capacitance desired without increasing the base resistance.
The extrinsic base and collector resistances of the ELOBJT are minimized
because they are highly doped monocrystaltine silicon regions. In LOCOS devices,
there Is frequently no ex

base region, using an extension of the lightly

doped intrinsic region instead. In SST devices, the extrinsic base region :is poly
crystalline, and therefore it suffers from the increase in resistivity associated with
the poly grain boundaries. The extrinsic collector region is typically a buried
layer which can not be heavily doped because a high quality epitaxial layer must
be grown over it. The extrinsic regions of the ELOBJT can be highly doped
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because their quality does not matter, they are only low resistance contacts to the
active device. In addition, making a low resistance metal contact to the conven
tional buried layer requires additional process complexity and cost, which is elim
inated with the ELOBJT. The dielectric isolation around the extrinsic regions
also eliminates doping profile limitations imposed by the possibility of junction
breakdown! at the junctions between extrinsic regions in conventional devices.
The self aligned junctions are all the same size, and are defined at the
minimum geometry of the photolithography and etching processes. These dimen
sions can be scaled down as lithography improves! This creates emitter/base and
base/collector junctions which are both almost completely active. As a result, this
device should also have good gain when operated in the inverted mode, with the
emitter at the bottom and the collector at the top.
Device isolation is provided by the dielectric isolation on the sides and junc
tion isolation between the active collector region and the substrate. Neither side
of the collector/substrate junction is heavily doped, which minimizes the collector
to substrate capacitance. In addition, the substrate junction is small and located
under the center of the transistor. This means that although the isolation spacing
between devices is small, the spacing between substrate junctions will be large
and will help to reduce the possibility of latch-up.
As with the SEG well isolation and other applications of SEG technologies,
the ELOBJT requires low defect SEG material to prevent device degradation,
such as high reverse bias junction leakage currents and low junction breakdown
voltages. For this reason, the sidewall defect density must be reduced especially
with small dimension (high frequency) devices. The SGCD described in Chapter
3 was designed for the quantification of these defects so that techniques to reduce
the defect density could be evaluated.
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C H A P T E R 3 - SID E W A L L G A T E C O N T R O L L E D D IO D E D E S IG N

The Sidewall Gate Controlled Diode (SGCD) was developed from the planar
Gate Controlled Diode (GCD)- Because of the 3-dimensional nature of the SGCD,
the planar GCD is much easier to comprehend. Therefore, the planar GCD struc
ture and its operation are presented first, followed by the design and the opera
tion of the SGCD.

3.1 P lan ar G ate C on trolled D iod e

The planar GCD [54] crin be fabricated as a three terminal device consisting
of a diode and a MOS capafcitor for the gate. The gate and the diode are located
such that diode surrounds the gate, and the diode and gate slightly overlap as
shown in Figure 3.1. The cbmmon terminal of the diode and the MOS capacitor
is the ground contact. The other two terminals are labeled the diode arid gate
contacts.
To operate the GCD, the diode bias is fixed at a few volts reverse bias while
the gate voltage is slowly ramped such that the region under the gate is swept
from accumulation to depletion and finally into inversion, as shown in Figure 3 ;2 .
These changes in bias represent changes in carrier densities under the gate which
result in changes in the surface and bulk generation currents flowing through the
diode as described below. To see these changes, the diode current is plotted with
respect to the gate voltage, as in Figure 3.3. This data is typical of planar GCD
fabricated and measured at Purdue University. From this plot, the minority
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carrier lifetime, f 0, and/surface recombination velocity, Sq c a h be estimated.
In this mode of operation, the diode current will have three primary com
ponents* The first component is the reverse bias junction leakage current (due to
both surface and bulk generation) along the physical diode junction, Ir . The
other two components are generation currents generated under the gate region.
One of these is due to bulk generation, Ig, and the other is due to surface genera
tion, Is- Because the diode bias is constant, the current component along the
physical junction is constant. For this reason, the exact value of this current
component is unimportant.
The gated bulk and surface generation Currents are dominated by the
Shockley-Read-Hall (S-R-H) generation current when the device is not biased into
breakdown.

The Shockley-Read-Hall process is the dominant recombination-

generation (R-G) process in non-degenerately doped silicon. This is the process of
recombination or generation of electrons in the conduction band and holes in the
valence band through Recombination-Generation centers (R-G centers) located
within the energy gap between these two bands. These R-G centers are defects in
the otherwise perfect silicon crystal. The defects may be physical defects, such as
a missing silicon atom or the interface between the silicon and the oxide; or
impurity atoms, which might either replace a silicon atom at a lattice site (substi
tutional) or be located between lattice sites (interstitial).
The gated bulk generation current is proportional to the bulk generation
rate, Hg, and can be calculated by integrating over the volume which is depleted
of carriers, Ig *■ qAc /U gd z.

Similarly, the gated surface generation current is

proportional to the surface generation rate, Us, and can also be calculated by

integrating over the surface area which is depleted of carriers, Ig = qLx/Ugdy.
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Where q is the charge of an electron, Aq is the area of the gate, and Lx is the
length of the gate on one side, the integral Jdz is taken through the depletion
width under the gate, and the integral J dy is taken over the length of the gate on
the other side for a square gate.
The generation rates are determined from the S-R-H generation equation.
After redefining the density of traps, Nt , as the density of traps within 3 kBT of
the middle of the energy gap, replacing the exponents with
ap

. , and assuming

1 0

crIi = crJ the bulk generation rate can be approximated as:
Ub

O-Vx Nt (pn - I i i2)
n + p + 2 n,

(3.1)

Similarly, the surface generation rate can be approximated as:
Us

crVTNst (psns —a ,2)
ns

Ps

(3.2)

2nj

where ns and ps are the carrier densities at the surface, and Nst is the trap den
sity per unit area at the surface. In the depleted regions which are being
integrated over, n, p, ns, and ps are all less than n;, therefore the generation rates
TVx Nt a;
ctVt NefEi
can be further !simplified as: Ub = - — —— , and Us = - 1 1 . Deining the
2

minority carrier lifetime, Ta as
:c

Oq

c7v TNst
as -— ----then Ug

2r0

aVx

'

"

2

■}' and the surface recombination velocity,

and Us = n] S0.

The gated surface generation current component, Ts , can now be integrated:
Is —qLxLYUs = qiij S0 A(;. This component is due to S-R-H generation at inter
face states along the silicon/oxide interface when it is depleted of carriers. When
the region under the gate is in accumulation or inversion, Ig =O. The surface
recombination velocity is determined from the current Is and the area of the gate,
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(3.3)

qn; Ag ‘
F fom the data plotted in Figure

3

.3 , Sq = 4cm/sec with Ig = I .OpA and

Aq = 1 x 1 0 ' 4 cm2.
The gated bulk generation current component, Ib , can now be integrated:
Ib = qAGWD)gateUB — ^

1

^

P,Sate-. This component is due to bulk S-R-H

generation in the depleted part of the bulk region under the gate. As this region
becomes more depleted, Ib increases. With the onset of inversion, the depletion
width reaches a maximum, and Ib becomes constant at its maximum Value,
In,max- Tke average bulk lifetime can be estimated as:
\

qn; A gWdigate
2

(3.4)

lB,max

The depletion width can be calculated as a function of V g using:
,
IG = V g -V b b = V 0 + ^ .

Substituting

in

V0 =

qNDWDt 0X

aiid

6c OX

qNDWD
h
■

2

2es.

qNDWDt0X ^ q N 0 Wp'
Wd = -------------- +

(3.5)

6 OX

liquation 3.5 is set up as a quadratic for Wd and easily solved using the quadratic
iquation to get W d as a function of VG:

As before, q is the electron charge, Nd is the dopant concentration in the sem
iconductor,, t ox is the oxide thickness under the gate, eox and eSi are the oxide and
silicon permeabilities respectively. The flat-band voltage (Vfb ) is the gate voltage
of the transition between depletion and accumulation (where the diode current
first jumps up at approximately -l.Ov), Vg' is the ideal gate voltage, V0 is the
voltage across the oxide under the gate, and ^ 3i is the potential induced in the sil
icon by the charge in the depletion region (from the ionized impurities).
With equation 3.6, Wd is estimated at about 3fxm. using the data in Figure
3.3, T0 can now be estimated as 90psec.
Unfortunately, WB)gate 1S n°t constant under the gate because of the change
in surface potential under the gate. This change in potential is due to the lateral
current flowing through the depleted region to the diode [5 5 ] as shown in Figure
3.4. This effect makes the GCD a poor tool for measuring the actual lifetime when
the defect densities are high, but it is a good device for comparing lifetimes when
identical GCD structures are used. The GCD is also a good tool for separating
surface and bulk effects.

IIiiF ifltp arG G D E x am p M
As an example of the use of a GCD, planar GCD were used to compare the
quality of epitaxial silicon layers grown with and without residual oxide at the
epitaxy/substrate interface. Two samples, A and B, both started with SEG seed
holes defined in an 8000A oxide. Sample B received a 500 0 C dry oxidation to
form a thin oxide which was not removed with a buffered HF etch prior to the

act LiaI depletion regi on
gat e

ideal depletion reg ion

Figure 3.4.

Change In depletion region due to lateral current flow under gate.
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epitaxial deposition.

The thicker oxide was not totally removed during the

950 ° C H2 bake before th§ epitaxial deposition. The samples did not receive an
in-situ HCl etch prior to deposition. Using this cleaning procedure, islands of
oxide were left at the substrate/epitaxy interface of sample B.

Both samples

received selective epitaxial depositions at 9 2 0 0 C, IhQTv and with 1.76 slpm HCl
and 0.44 slpm DCS. They were then processed as part of the same wafer set for
the remainder of the processing steps required to fabricate the planar GGD,
The planar QUD were built in large Selective Epitaxial Qrowth (SEG)
islands, away from the sidewall interfaces, and the structures were identical to the
one shown in Figure 3.1. The gate was IQQpm xTGQpm, with a total gate area of
HT4Cin2.
The GCD data from each o f these two samples is shown in Figure 3.5. Sam
ple A exhibits a well behaved Ib -Compenent, although the response was almost an
order of magnitude higher than typical. The effects of surface generation are seen
at 0.9v and 2.8v. Between these points, the rate of increase of IB decreases as the
gate voltage becomes more negatife. T h is was expected ter a region of constant
carrier lifetime (no change with depth) because o f the relationship between V g
and the depletion width under the gate (W p). The bulk generation Current
becomes constant when the region under the gate becomes strongly inverted.
Ib of sample B is well-behaved for small gate voltages, but starts to increase
rapidly at about V g

—2V. As the gate voltage decreases, the depletion width

increases, extending deeper below the surface of the silicon. When the depletion
region reaches the substrate/epitaxy interface, the current suddenly increases due
to a drop in the carrier lifetime caused by a high density of defects. These defects
result from the residual oxide left at the substrate/epitaxy interface. Checking
the depth with equation 3.6; W d = —.8pm -f 2.0pm = 1.2pm using V0 ' = O.flv,

Jtesidual Qxide

?^T^T. ? ^.nI'"'.'"!':iL1' M1:'lJi
Clean interface

?

:
■

Gate Voltage (Volts)
Figure 3 .5 .

Planar GCD data: a) SEG grown with clean substrate interface, b)

tox = 0-25/im, and Np = lx l0 14/cm 3.

This calculation is an approximation

because the values of Nj>, tox, and V q are estimated values. This example is an
excellent demonstration of the value of the GCD for investigating the defect den
sity variations under the surface of the silicon. These results also show that most
of the defects at the substrate/epitaxy interface, generated by the residual oxide
at the interface before the deposition, do not propagate up through the epitaxial
layer grown above this interface.

3 .3 SddewaE G a te C on tro lled D io d e S tru ctu re
The Sidewall Gate Controlled Diode (SGCD) is similar to the planar GCD,
but is designed to evaluate the electron-hole generation rates at the SEG
silicon/oxide sidewall interface and in the bulk epitaxial region near this interface.
The device operation is similar to that of a planar gate controlled diode. The

- ' - "■.;

'

■

^

, ’■

^ -■;',:V ;

SGCD is built with a vertical gate instead of the horizontal gate of a planar GCD.
This allows testing of the SEG/mask sidewall interface and the near sidewall
electrical characteristics. SEG is grown up past the oxide isolated gate from the
SEG seed hole. The complete SGCD layout and cross section are illustrated in
Figures 3.6(a) and (b). Detailed cross sections Of two parts of the main device
fingers are shown in Figures 3.7(a) and (b) respectively. Note that the vertical
dimensions in these figures are not to scale. The five SEG fingers under the field
plate are 110/un long by IO^un wide, and 2/rna thick.
The SGCD consists of a diode, an SEG region, two oxide isolated polysilicon
(poly) regions* and an oxide isolated metal field plate. The diode in Figure 3.7(b)
ia a diffused p-n junction formed at the top surface of the SEG. The contact to
the n-type SEG region is made through the n-type substrate. The second, or
upper, level of poly forms the gate along the sidewalls; The first level of poly,
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Sidewall Gate Controlled Diode (SGCD): a) plan view of layout and
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SGCD main device finger cross section: a) without diode and b) with
-diode.

clbSest to the subsirate, and tile metal over the fingers act as field plates to
cohfine the depletion fegibn.
The upper, or gate, poly is doped p-type to minimize the magnitude of the
■
\
'
'
' _ "
'
'
'I ' '
gate voltage required to bias the SEG into inversion, which minimizes the stress
on the sidewall pPly okide. The gate "width" is actually the thickness of the gate
poly, approximately 1.3/ilri, and is limited by the process technology available.
The finger pattern is Used to maximize the gate "area", which is a product of the
gate poly thickness and the SEG seed hole perimeter within the gate poly region.
The gated depletion regions extend laterally from the diode, along the SEG
silicon/oxide interface at the sides of the fingers, until they meet at the end of the
fingers [see Figure 3.7(b)]. At this point, the depletion region stabilizes at a max
imum width. With a good quality interface, such as that formed with a thermal
oxide, a gate area of 10,OdOjUm2 will produce a signal current of less than a picoampere. This is near the limit of reliable measurement, before the signal is lost in
noise. If the defect density of the SEG sidewall is an order of magnitude worse
than that of the planar thermal oxide as reported with walled diode data, a gate
area of 1000/mi2 is required to produce a measurable signal. This requires a per
imeter of approximately 1000 microns, which is the perimeter of the SGCD.
As described above, the GCD is most accurate when the length of the gate
(from the diode to the point farthest from the diode) is minimized. This is easily
done by forming the diode over the entire region of the SEG seed located in the
gate poly region, but is impractical for two reasons. First, the SEG is lightly
doped, such that the deletion region will extend down along most of the gate even
when the gate is biased into the accumulation mode. This produces a surface
potential gradient next to the gate. The gradient results in a more gradual tran
sition between regions of operation, making the measurements difficult.

The

second problem with the full region diode is that the diode current Would be
large, masking the change in the gated current components because the measure
ment resolution is a percentage of the total current.
The poly field plate prevents the depletion region from extending into the
substrate under the gate poly. This poly is doped n-type so that it is conductive
and has a negative flat-band voltage, V fb - The negative VFb allows the poly field
plate to be tied to the substrate potential and bias the adjacent SEG into accu
mulation during normal operation. This accumulated region includes the sub
strate underneath the gate poly, and thus the poly field plate prevents generation
in the substrate underneath the gate. The metal field plate above the SEG
prevents the depletion region from extending across the top of the SEG finger. It
also has a negative VFr, and prevents generation at the top surface of the SEG
when this field plate is tied to the substrate potential. The combination of these
two field plates confines the gated depletion region to the sidewall interface.
The depleted region of the SEG is plotted in Figure 3.8 as simulated using
the PISCES device simulator [56]. This shows that there is no depletion region
when the region adjacent to the gate is in accumulation (for Vg > 2 V), and how
it grows as the gate voltage is dropped to the point of inversion. The confinement
by the field plates was also simulated using PISCES, giving the depletion region
shown in Figure 3.9. The three depletion regions shown resulted from simulations
with 0, 2, and 4 volts applied to the field plates to show that the exact bias on the
field plates is not critical. These simulations did not take into account the vari
ous Oxide charges which would have shifted the flat-band voltages. Instead, the
flat-band voltages were measured from the fabricated devices to insure that the
regions adjacent to the field plates are not depleted with the field plates fixed ad
the substrate potential.
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Depletion regions cheated with different gate biases simulated with
PISCES.
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3*4 SGClJ Test Mask Layout
T heinitial design of the SGCD isdhown in Figure 3.6(a )- Seven mask levels
are required to define the S6C D structure as listed in Table 3.1. These process
steps will be discussed in greater detail in Chapter 4. A Reactive Ion Etch (RIE)
well definition mask could have been added to the step before the SEG seed mask
to define the wells, and then the SEG deed mask (slightly smaller) could be used
to re-open the seed hole after thesidew all oxidation. This approach was avoided
to insure that the sidewall angles and conditions in the SGCD would resemble
typical SEG seed holes as much as possible. Most SEG seed holes are defined
with RIE to achieve maximum packing density and minimum feature size* The
layout was designed lWith 10/un design rules to minimize the fabricatioh and yield
problems

associated with

the alignments and lithography steps.

Smaller

geometries and tighter alignments wpiild not improve the performance of the
SGCI), but would significantly reduce the yield of working devices.
The contacts for the gate, diode, and substrate are necessary for the opera
tion of the SGCD. Two additional contacts were provided for the two field plates
to allow separate biasing of each of them. This option allows the measurement of
all their leakage currents independently of each other. The additional contacts
also allow separate biasing of the monocrystalline silicon regions adjacent to the
field plates to investigate the effectiveness of the field plates.
A second generation of SGCD were designed in attempt to improve the gated
current to reverse bias junction current ratio, and to test various aspects Of the
sidewall defect densities. F1Irst, the ratio of the Walled portion of the diode to the
gated interface was minimized by locating the diode contact within the gated
interface boundary. Second, devices were designed with four outside corners or
no gated comers to investigate the defect density near SEG sidewall corners.

Tabic 3.1.

Mask levels of SGCD test mask set.
Mask
Number

Region Deliflied

I,.=

Field plate poly

2

Gate poly

..Jiiiiii,-;.
; .... Jj:,;''-

SEG seed hole

;

Boron implant

.. Arseflic implant
L’.. 6 ... ; ;

;....,.I,,,

Contacts
MEetal

Finally, various sidewall alignments were incorporated into the same riiask set to
compare the defect derisitieS associated With different sidewall aligiiments.
Other test devices in the mask set include bipolar transistors, planar GCD,
MOS capacitors, resistors, and planar add walled diodes, all built in SEG islands.
The bipolar transistors and planar GCD were used to investigate the bulk quality
(defects) of the SEG as described in sections 4.3.1 and 4.3.2, The planar and
walled diodes Urere used to investigate the sidewall defects where the SGCD could
not be used, as described in section 4.2.3, and to verify the operation of the
SGCD in Chapter 5. The MOS capacitors Were included as process rriohitOr dev
ices, The MOS capacitors Can be used to verify surface Oxide thicknesses, doping
densities, and carrier lifetimes. The resistors can be used to evaluate resistivities
for modelling purposes, and to check some of the dopant profiles.
Alignment and resolution diagnostic structures are included with a large win
dow for coarse alignments. Long SEG wells through the field oxide and combina
tions of the two poly IhyerS are located across the dicing borders to provide cross
sections, after dicing, for SEM aiialysis. Blank 6mm x 6mm windows with Vari
ous CoirLbinations of poly, SEG, and doping are provided around the test devices
for process monitoring. Finally, unused space between devices was filled with

SEG seed windows to improve the SEG thickness uniformity across the wafer
[24]. The layout of a complete die from the test mask is illustrated in Figure

3.io.

3.5 SGCD Operation
As with the planar GCD, the SGCD is operated by sweeping the gate voltage
with the p-n junction diode held at a fixed reverse bias voltage. The bias of the
two field plates is fixed at the potential Which minimizes the diode current. Tying

55

Figiiire 3.10. Complete die from SGCD test mask.

theta to the substrate potential was sufficient fdr this work. The change ixi diode
curtent, Ip j is recorded as the SEG sidewall region bias is changed from accumulation, through depletion, knd into inversion. When the gate is biased into accu
mulation, the diode current measured is sipiply the reverse bias current,
resdlting from generation ih the depletion region around the p-U junction; As the
gate is biased from accumulation into depletion, two additional current coriiponents contribute to Ip. These include the interface generation current from
depleted interface states at the SEG silicon/oxide interface, Ig, and the bulk gem
eration current froin the gated depletion region next to the gate, Ip. Is rapidly
approaches a constant value, while Ip starts at zero and increases as the gate bias
is ramped towards inversion. At the onset of inversion, the interface becomes
invertedj aud Is drops to zero. The depletion width reaches a nearly constant
maximum value, and thus Ip also reaches a constant maximum value.
The surface reconibmatibn velofeity at the Sidewall interface, S0, and lifetime,
r0, can be estimated from Is and Ip respectively, which are measured from the
plot of diode current versus gate voltage. Knowing the area of the gate, A q , and
the width of the depletion region under the gate, W p, the surface recombination
velocity is estimated with the formiila Sg =?=

:‘ii

i. ii •

j.*

I

j

;

the bulk is estimated as

T0

=

(JHjAgWpmaI
: 2Ip,max

Is

CjUjAG

and the carrier lifetime in

Similarly, an approximation of the

lifetime as a function of depth, or distance from the Sidewall, can be made using
(X

ro(WD(VG),W D(VG+A V G))

qujAG WD(VG+AVG)—Wd(Vg)

Ib (VG+AVG)-Ip (YG)

(3.7)

where ro(Wp(VG),W p(VG-fAVG)) is the average lifetime between W p(Vg ) and
W d (V g +A V g ), V g is the gate voltage, and AV g is the change in gate voltage.
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Only one GCD or SGGD is required to estimate Sq and

T0 .

The gated currents measured with the SGCD will be affected by vertical
variations in both the doping density (autodoping in the epitaxy) and the sidewall
oxide thickness within each device. These two phenomena will produce a very
gradual gated response, such that the estimation of the location of defects and of
the surface recombination velocity more difficult. The oxide thickness variation
occurs during the second RIE, resulting from the fact that the sidewalls are not
perfectly vertical. The variations in the vertical dopant profile results from a
mismatch between the substrate dopant concentrations and the background
dopant concentration of the epitaxy, leading to autodoping effects and a graded
dopant profile. These variations result in a gradient in both the flat-band and
threshold voltages along the vertical face of the poly gate, which spreads out the
gated response for that device.
Planar GCD results, from SEG with different dopant concentrations are
shown in Figure 3.11. The data in the lower curve was taken from a planar GCD
fabricated in epitaxy which was nbt intentionally doped. The data in the upper
curve was taken from a planar GCD fabricated in epitaxy which was intentionally
doped by placing heavily doped phosphorus wafers in the epitaxial reactor at the
time of the deposition. The difference between the threshold voltage and the
flat-band voltage for the autodoped SEG is about
1.4 to

1 .8

2 .6

volts versus approximately

volts (depending on the DCS flow rate) for the undoped SEG.

The threshold voltage (Vrp) is the voltage where the diode current drops as
the region under the gate becomes inverted. This occurs at a voltage equal to the
sum of the diode voltage (VD), the flatband voltage (Vfb ), the built-in potential
of the semiconductor ( $ 3 ), and the voltage across the oxide insulator (V0 ). The
diode voltage is externally applied, and thus is independent of the doping
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Figure 3.IF Didde current versus gate voltage data front planar GCD showing
change in the threshold voltage (V^) resulting from different
epitaxial dopant concentrations-

concentration and oxide thickness of the GCD. The flatband voltage is equal to
the poly-semiconduetor workfunction difference plus any charges in the oxide or
at the silicon/oxide interface. The charges at the silicon/oxide interface include
charges resulting from lateral currents flowing along the gate to the diode. The
lateral currents will produce different charges at different locations along the gate.
These charges will increase near the diode as the current increases, thus the gated
region farthest away from the diode will reach inversion before the region near
the diode. This effect will spread out the gated response curve of the GCD if the
generation rate in the silicon is high as shown in Figure 3 . 5 . This can be used as
an indicator as to when equation 3.6 is usefull because a sharp gated response will
indicate low interfacial charges, and therefore little change in the depletion width.
The built-in potential is a slowly increasing function of the doping density in the
depleted region. The change in Vy due to

1® negligible compared to the

change in the oxide voltage. The oxide voltage is V q = ^ P

:'

, and is pro-

eox

portional to the silicon doping density and the oxide thickness. The depletion
width (Wj)) is also a function of the doping density and the oxide thickness, such
that a simple expression of the shift in V t as a function of dopant concentration
or oxide thickness is not obtainable.
When different parts of the gated regions have different doping densities,
then the gated response is spread out as inversion is attained at a different gate
voltage for each part of the gated region. Typical SGCD data from an intention
ally autodoped epitaxial run (with phosphorus doped source wafers); isshow n in
Figure 3.12. The dielectric leakage current through the sidewall-oxide contributes
significantly to the diode current before the threshold voltage is reached. This is
evident because the gate current increases} rapidly with gate voltages less than

O 300

Gate Voltage (Volts)

Figure 3.12

Diode current vs. gate voltage data from SGCD fabricated in
intentionally autodoped SKG.

. 61

- 20 V. Tke SGGD data discussed in Chapter 5 is taken from SGGD which 'were
not intentionally doped, and thus exhibit very small autodoping effects.
As with the planar GCD, the SGCD is affected by the lateral currents flowing
along the gate to the diode at higher levels of current flow [55 ]. Again, this
phenomena results in the underestimation of S0 and an overestimation of
does not affect comparisons of the S0 and

T0

T0 ,

but

from different interfaces as long as

the SGGD structures are identical. Therefore, the SGCD is still an excellent dev
ice for comparing different interfaces, which is its intended purpose.

CHAPTER 4 - SGCD FABRICATION

The SGCD fabrication process can be separated into the following fbtir pro-1
cess sequences; the conventional creation of the oxide/poly/oxide/poly/Oxide
structure, a new process sequence for the creation of the SEG seed hole, an SEG
step, and a standard bipolar transistor process. The first sequence includes stan
dard techniques of thermal oxidation, poly deposition, poly definition, and
implantation. The next sequence, defining the SEG seed hole with the sidewall
oxide hovering the poly layers, creates a novel structure which required the design
and development of a new fabrication process.

An initial SEG technique,

developed during previous work, was shown to be sufficient for fabricating the
SGCD structure. This initial SEG technique was used to verify that the SGCD
structure performed as intended, after which development of the SEG technique
continued in ah attempt to produce better quality SEG sidewall material as called
for in the objective for this research. The final sequence was a bipolar process
which, although adopted from a previous research project, proved to be sufficient
for the requirements of this project.
An initial SGCD process design, based on SUPREM simulations and previous
work, is presented first.

The development of the seed hole is next described,

including sections on plasma etching with CF 4 gas mixtures, plasma etching with
Freon 115 and SF6, and other aspects of the seed hole development. The third
section includes an evaluation of the initial SEG technique as well as results from
other SEG evaluations which do not utilize the SGCD.

A t the end of this

chapter, the final SGCD fabrication process is described. The final SGCD fabri
cation process run sheet is listed in the Appendix B.

4.1 Initial SGCD Process Design
The initial fabrication process was designed from SUPREM simulations to
create the SGCD structure which was described in Chapter 3 . Some of the struc
ture requirements include a poly field plate which has to be electrically conductive
and must form an MOS type structure with the Selective epitaxy With a negative
flat band voltage (Ypb )- The poly gate has to be electrically conductive, about
1/un thick after processing, and has to form an MOS type structure with a posi
tive Vf b - In addition, all areas other than the seed holes should be covered with
at least IOOOA of oxide before the SEG to prevent the creation of pinholes during
the SEG process [37].
The SGCD fabrication process, depicted in Figure 4.1, starts with an oxida
tion to isolate the field plate poly from the substrate. A 20 minute 1000 0 C H 2
burn oxidation produced 1400A of oxide, which was sufficient. Next, the field
plate poly was deposited. This poly required a final minimum thickness of at
least 0 . 1/im to be electrically conductive, while minimizing step heights which
degrade the photolithography capabilities throughout the rest of the process. The
deposited thickness was determined by simulating all of the subsequent oxidations
which the poly was exposed to, multiplying the simulated oxide thickness by 0.44
to calculate the silicon thickness consumed by these oxidations, and adding to this
0.1pm. After the oxidations were simulated, the required poly thickness Was
estimated to be approximately 4000A. The negative Vpg and low resistivity was
achieved with an n-type implant of phosphorus at 3 x l0 14/cm 2 and 35keV, for a
doping density of approximately 7 x l0 18/cm 3. The field plate poly was defined
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Figure 4.1

Fabrication sequence of SGCD main device area.

with mask level I, and oxidized to provide isolation from the gate poly. A 20
m inute 1000 ° Ci1H 2 burn oxidation produced' about 1400A of oxide.

The second poly deposition, for the poly gate, was next performed* The
thickness of this poly was again calculated as above, except that the final desired
thickness was 1.0pm. The required deposition thickness of the poly was estimated
at about 1.3/im. A positive Vpg and low resistivity required a p-type implant of
boron at IxlO15/em2 and 35keV, which again produced a doping density of about
IxlO19/cm 3. The outdiffusipn of the boron from the gate poly to the SEG
sidewall was simulated using the SUPREM4 process simulation program [57].
The resultant dopant profile is shown in Figure 4.2, Due to limitations in the
simulation program, many approximations had to bo made.

These included

modeling the poly as single crystalline silicon, neglecting autodoping effects,
modeling the epitaxial deposition as an instantaneous deposition, and substituting
nitrogen for hydrogen during the epitaxial deposition. The effect of a surface
channel at the sidewall interface would be to suppress the surface generation.
The bulk generation rate would be unaffected, although variations in the sidewall
oxide thickness produced during the RIE steps and the sidewall oxidation would
produce variations in the boron concentration in ja, surface channel if It did exist.
This effect would spread the gated response, making analysis of the defect densi
ties difficult.
The gate poly was defined with mask level 2 , and oxidized to prevent growth
of the poly during the SEG step. A thick oxide of 1000A or more was necessary

to prevent pinholes fronat forming during the selective epitaxy [37]. A 2000A oxide
was specified to take into account local thinning which might occur during the
RIE step. The as-grown oxide had to be thicker because it was be etched during
the second RIE, which was used to remove the oxide, grown during the sidewall
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Boron diffusion into SEG through the sidewall from the gate poly
simulated With SUPREM4.

oxidation, from the bottom of the seed hole. The sidewall oxide was specified as
20OOA, the same as the oxide on top of the gate poly, thus a 2500A oxide etch is
required for the second RIE to include a 500A overetch. The 200()A added to
2500A sums up to a total oxide of 4500A to be grown from the gate poly, which
was accomplished with a 75 minute 1 1 0 0 0 C H2 burn oxidation.
The SEG seed holes were next defined with mask level 3 in photoresist,
which was used as a mask for the R1E. The etch through the three oxide and two
poly layers to the substrate must be an anisotropic etch, thus it was carried out in
a parallel plate plasma etching system.

After the etch, the resist mask was

removed, and the exposed poly sidewalls in the SEG seed holes were oxidized with
a 40 minute 10000 C H2 burn oxidation to grow a 2000A oxide. This oxide was
intentionally grown twice as thick as the 1000 A required for pinhole prevention to
take into account some sidewall oxide thinning during the second RIE. !'he
second RIE was used to remove the oxide from the bottom of the SEG seed holes.
The process to create the seed holes and the sidewall oxide is discussed in detail in
section 4.2.

^ '

The SEG step consisted of a cleaning procedure and the deposition.

The

cleaning procedure taken from previous work began with a 1:1 H2 O2:H2S 0 4 clean
followed by a 10 second buffered HF etch to remove excess oxide from the seed
bole. The clean continued in the epitaxial reactor with a 5 minute .60 slpm H2
bake at 950 ° C and atmospheric pressure to rem oveth e native oxide and a 30
second 1.5 slpm HGl etch in the H2 carrier gas also at 950 0 C and atmospheric
pressure to remove any damage or contamination from the top layer of the silicon
in the seed:; holes. This cleaning procedure was used with buffered HF etched
wafers but had not been tried with plasma etched wafers, so some development of
the cleaning procedure was expected. The deposition was performed at 950 0C
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and 150T with 1.24 slpm HC1,
carrier gas.
0

0 .2 2

slpm SiH2 Cl2 (DCS), and 60 slpm of H2 as the

These conditions yielded selective growth at approximately

.2 /im/minute. Although these conditions were sufficient for fabricating the

SGCD, the accomplishment of the objective for this project required the evalua
tion of other SEG deposition parameters as well.
The rest of the process was a simple bipolar transistor process which was
used to create the p-type diffusion for the junction diode and the n+ diffusion
•V '

needed to form a low resistance substrate contact. The process sequence started
with a

2 0

minute 950 0 C H2 burn oxidation. Mask level

4

was used to define the

photoresist mask for the p-type boron implant of 5xl0 1 3 /cm 2 at 25 keY. The
boron was driven and a thicker oxide was grown to mask the n-type implant with
a 40 minute 950 C H2 burn oxidation. Mask level 5 was then used to define the
oxide mask for the arsenic implant of 3xl0 1 5 /cm 2 at 25keV. The arsenic was
activated with a 40 minute 950 0 C H2 burn oxidation before contacts are defined
with mask level

6

and the Al-1 % Si metal was lifted off using photoresist defined

with mask level 7. The metal was annealed at 400 ° C in dry nitrogen before the
wafer Avas diced and tested.

4.2 P ro cess D e v elo p m e n t

4.2.1 CF4 PlasmaEtching
The preparation of a completely intact sideAvall oxide was the most difficult
element of the fabrication process. Initially, CF 4 gas mixtures [58,59] were used
for both of the RIE steps. These mixtures did not produce highly anisotropic
etches, and as a result portions of the poly layers were exposed before the SEG
and. therefore shorted to the SEG.
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An attempt was made to find etches with the highest selectivity of both sili
con over oxide and oxide over silicon, with the intention of switching between the
two gas mixtures as the different layers were being etched. Etch trials were per
formed in a Technics PDIIA 40kHz parallel plate plasma etch/deposition system.
The etch rate variation from run to run resulted from inconsistent gas flow con
trol, nonuhiform gas distribution, poor wafer temperature control, loading fac
tors, and because the length of the etch was manually timed. The temperature
control problem resulted from insufficient wafer cooling, which allowed the wafer
temperature to increase as the etch proceeded, and also limited the power density
which could be applied without baking the resist onto the wafer.
Yaripus gas mixtures of GF4 , H 2, and N 2 G were eyaluated at various pressures and flow rates, giving the etch rates in Table 4.1. The etch rates were
linearly proportional to power density. The rates ,also increased with increasing
pressure, but not linearly. The selectivities approached 1:1 as the pressure was
dropped, but no significant change in anisotropy was observed. The most selec
tive silicon etch was CF4 + 15% N2O at 400mT and 150W with-a silicon/oxide
Selectivity of 11:1, but the combination of CF4 + 12% N 2 O was used because of
the lower resist etch rate. Many of the CF4 and H 2 mixtures deposited a halocarb°n film onto the wafer. The most selective oxide etch was CF4 + 25% H2 at
400mT and 150W with an oxide/silicon selectivity of about 1: 1. This combination frequently resulted in a halocarbon deposition in later trials, so the combina
tion of CF4 + 90% H 2 was utilized with approximately the same etch rates.
Using CF4 + N2O to etch the poly layers and CF4 + H 2 to etch the oxide
layers, with an intentional silicon overetch to Undercut the oxide, the structure
shown in Figure 4.3 was fabricated. This SGCD structure did not work because
the oxide over the poly field plate was thinned during the second RIE, and ended

Table 4.1.
Plasma etch rates with CF4 based gas mixtures in a
parallel plate etching system.
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Power
(Watts)

Gas flow rates
seem)
N2O
H2
CF 4

Pressure
(mTorr)
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400
100

50
7

150
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400
400

55
60
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400
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■
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Figure 4.3.

SEM of cross sectioned and HF etched SGCD structure produced
with plasma etching using CF4 gas mixtures.
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up sliorted to the SEG.
An attempt was also made to replace the oxide isolation around the poly
with plasma deposited nitride to investigate the different plasma etch characteris
tics of the plasma nitride. These experiments were abandoned because the low
strength and adhesion, and high thermal stresses in these films caused them to
flake off while cooling down to room temperature from the deposition tempera
ture of 250-^300 0C.

4.2.2 SF6 and Freon 115 Plasma Etching
It was apparent that the CF4 gas mixtures would not work, so new gasses
were tried.

The etching characteristics of Freon 115 (C 2CIF5) and Sulfur

Hexafluoride (SFg) were next evaluated in a Drytek DRIE -100 13.56MHz parallel
plate plasma etcher [60]. This system is equipped with six individual etch plat
forms, each with its own tuning network and gas distribution so that all six
wafers can be etched at close to the same rate. The gas flows, system pressure,
and etch times are all electronically controlled to provide better uniformity than
the Technics system could provide. The wafers are also water cooled in this sys
tem and are kept at lower temperatures even with higher power densities.
The Freon 115 and SF 6 etch rates are given in Table 4.2. The Freon 115
provides a highly anisotropic etch with a vertical to lateral etch ratio of about
10:1 when etching monocrystalline silicon.

It has a silicon/oxide selectivity of

about 3 .5 :1, which is reasonably low compared to most etchants. A low selec
tivity is desirable when etching through the multiple poly and oxide layers so that

a straight sidewall,'with* no. steps, is created* The etch rates are.: slow, requiring a
couple'hFhours to etch the seed'hole, but the resist etch rate is alshslow. Hence,
' the only problem, with the etch rate Is the time required. Depletion effects were

Table 4.2.
Plasma etch rates of SF6 and Freon 115 in Drytek DRIE-IOO
parallel plate etch system.

Etc h rates (A/m in)
Flow

Pressure

Power

Gas

(seem)

(mTorr)

(Watts)

Si

SF 6

40

150

500

2000

C2 ClF 5

40

160

500

100

16

30

C2 ClF 5

40

160

800

160

25

65

C 2ClF 5

95

250

650

160

30

25

C 2 ClF 5

95

250

750

320

90

60

AZ 1350
SiO 2
■

Resist
400
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observed with this etch, with the small seed holes and the edges of large (6mm x
6mm) seed windows etching faster than the central portions of the large seed win
dows. The etch rate across each wafer was consistent, with a total variation
across a wafer of less than I percent.

There was no noticeable correlation

between the angular position of the wafer in relation to the gas flow and the etch
uniformity.
The SF6 etch is very different from the Freon 115 etch, with the SF6 etch
being isotropic, fast, and highly selective. The isotropy was demonstrated by
overetching a 0.5/un poly film back 3/im under the photoresist mask. The selec■
i

tivity of silicon over oxide and silicon over photoresist are both between 10:1 and
100:1, depending on the etch conditions and loading factors. These selectivities
are more than sufficient for the etches used in this work. This etch exhibited
different depletion effects than the Freon 115 etch, with the outside of the wafer
etching faster than the inside of the wafer almost independent of the seed hole
dimensions. As with the Freon 115 etching, the etch rate variation across a wafer
was less than I percent.
The SF6 and Freon 115 etches were immediately and successfully incor
porated into the SGCD fabrication process. The SF6 was used to define the poly
layers with masks levels I and 2, and the Freon 115 was used for the two seed
holes etches. Development of a useful anisotropic etch had been the major barrier
to fabricating the SGCD.
The SF6 etch was used for the poly etches because it was a dry etch. Previ
ously, a wet etch was used which resulted in the lifting off of small geometries of
photoresist due to poor adhesion. The dry SF6 etch eliminated this problem.

The

Freon

115

was

used

to

etch

seed

holes

the

oxide/ poly/ oxide/poly/oxide structure, and again to remove the oxide from the
bottom of the seed hole which was grown during the sidewall oxidation.
Although this structure looked much better (closer to vertical) when etched with
the anisotropic Freon 115 etch, the slight etch selectivity still created a small step
between the field plate poly and the gate poly. The oxide on this step would then
get etched during the second RIE, exposing the field plate poly which shorted to
the SEG during the epitaxial growth. In addition, the top seed edge of the gate
poly was also exposed during the second RIE as shown in Figure 4.4, because the
as developed resist was too thin at the edges. To alleviate these problems, an SF6
etch was added near the end of the first RIE to etch back the poly layers 0.5/im
from the edge of the seed hole. This finally eliminated the poly-SEG shorts, but
created a small void at the top of the gate as is shown in Figure 4.5. Attempts to
eliminate this Void with shorter SF6 etches and subsequently shorter etch back
distances have resulted in shorts, apparently because of slight variations in etch
rates and morphologies across the wafer.
The added SF6 etch also resulted in a smoother surface if it was started
while the Freon 115 was etching the field plate poly layer. Because the SF6 has
such a high selectivity* it leaves the original flat oxide surface at the bottom of
the seed. The Freon 115 transfers the surface roughness of the poly layers down
to the the etching surface as it etches* The roughness itself is not a problem when
growing the epitaxy, but it does make removing all of the oxide from the surface
difficult after it has been re-oxidized during the sidewall oxidation. The rough
ness creates some thicker regions of oxide which require too long to etch (because
the oxide on the gate poly is also thinned) and forms defects when the epitaxy is
grown. To help insure the removal of all of the oxide from the seed, the overetch

Figure 4.4.

SEM of cross sectioned and HF etched SGCD structure showing
field plate to SEG short resulting from fabrication'of .SGCD with no
etch-back of the poly layers during the first RIE step.

Figure 4.5.

SEM of cross sectioned and HF etched SGCD structure showing
void created with SF6 poly etch-back technique.
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on the second RIE was extended to 1500A.

4.2.3 Seed Hole Development
■ • ,-Th.e'SEG grown in seed holes formed by Freon 115 RTE was compared to
SEG grown in seed holes created with buffered HF etching in an 8000A oxide
layer. This evaluation was necessary because the SGCD would not be a viable
tool for the quantification of the sidewall defect density if the defects it measured
resulted from the fabrication process. Defects inherent to the SGGD fabrication
would mask defects created by the SEG technique. The SEG used for these tests
was grown for 20 minutes at 920 0 C with 1.76slpm HCl and 0.44slpm DCS, result
ing in 1,2/im of growth. The seed holes were etched with a 100 minute 750W
Freon 115 RIE on wafer A, and a combination of a 50 minute Freon 115 etch and
a 5 minute buffered HF etch on wafer B. The wafers were processed together for
the rest of the walled diode fabrication process after, the SEG step.
Reverse bias junction leakage currents (Ir ) from walled diodes were meas
ured at a bias of 3v, as shown in Table 4.3. It can be seen that the diodes in RlE
etched seed holes exhibit slightly higher leakage currents than do the diodes in
buffered HF etched seed holes.

This difference is very small compared to the

difference between walled diodes and planar diodes, thus the RIE etch was
sufficient for fabrication of the SGCD. The reason for the higher leakage currents
from the walled diodes with the REE may be that etch residue is left on the
sidewalls, or the higher leakage currents may result from the different oxide
sidewall angles. Both of these wafers contained defects at the substrate interface,
probably due residual oxide left after the epitaxial pre-clean (the BHF dip prior
to the epitaxial deposition was omitted to preserve the sidewall conditions created
by the RIE).

Table 4.3.
Median reverse bias junction leakage currents (Ir ) from walled
diodes fabricated in wells etched with Freon 115 RIE and buffered HF.

Wafer

Etch

Ir at -3v
(nA)

A

Freon 115

1.65

B

Buffered HF

0.85

The SGCD seed hole sidewall oxidej: formed after the initial RIE, was origi
nally grown from the gate and field plate poly layers. This procedure resulted in
a severe stress on the edges of these poly layers which deformed them in such a
way that regions of thin oxide were created, as shown in Figure 4.6. To eliminate
this problem, a new 750A poly layer was conformally deposited on the wafers
after the first RIE and oxidized entirely to form the sidewall oxide. This pro
cedure also thickened the oxide on top of the gate poly, minimizing the probabil
ity of the second RIE thinning this oxide too much and resulting in the creation
of pinholes during the epitaxial growth. The thickness of this poly layer was con
strained by the fact that a thin layer would result in more stress on the poly and
a thick layer might not get fully oxidized, thus forming shorts between the
dielectrically isolated regions. A deposited oxide was avoided because the oxi
dized poly was thought to result in a higher breakdown voltage for the sidewall
oxide. A low temperature (580 ° C) poly deposition was used to minimize the
leakage current through the oxide grown from this poly [61],
The 0.5/Ltm field plate and 1.5/um gate poly layers created large steps on the
wafer surface, which resulted in resist thinning at the edges of the steps. This
thinned resist was etched through during the first RIE, and the underlying poly
was exposed during the second RIE. The exposed poly then grew during the SEG
step, forming shorts to the SEG at the edge of the seed hole. The use of a thicker
resist (AZ1375) resolved this problem.
Another problem resulted from a poor edge profile of the resist. The gradual
profile was slowly etched back during the first RIE, exposed the edge oxide to the
plasma etch, and lead to the growth and shorting of the gate poly to the SEG
during the epitaxial deposition. This problem was in part due to the fact that
emulsion photoplate masks were being used. These emulsion plates did not have

Figure 4.6.

SEM bf cross sectioned and HF etched SGCD showing oxide
thinning resulting from Stress created by growth (expansion) of the
oxide under the poly layer's.
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a sharp light/dark transition, and thus resulted in a gradual slOpeat the edge Uf
the resist. This problem was partially fixed by switching to chrome photoplate
masks, which have a sharper light/dark transition and yield a better edge profile.
Finally, surface preparation was a problem on some of the seed holes etched
through the oxide/poly/oxide/poly/oxide layers. YisUal inspection of this PurMce
after the RIE revealed a very rough Surface. This Was initially thought to be the
source of the bulk defects, but a more careful process run revealed that the
roughness in itself was not a problem during the epitaxial growth. However, if the
Surface was rough after the first R tEythen the oxide grown during the sidewall
Oxiiiatipn would also be rough; On the sides Of the hillocks* the vertical oxide
thickness, which had to be etched through* was much larger than the growth
thickness of 2000A. These locally thick regions Of oxide required an excessive
overetch to remove it* which resulted in excessive thinning-of the oxide over the
gate poly. The solution to this problem was underetching the initial RIE so that
the original SnxoOth thermal oxide substrate interface was left intact for the
sidewall oxidation. This resulted in the growth Of a much Smoother oxide on the
bottom Of the seed hole, which could be removed entirely during the second RIE
without excessively thinning the oxide over the gate poly. Additional preventa
tive measures included changing the 5001 overetch during the second RIE to a
ISOOA overetch. Also, the poly deposition pressures were lowered to deposit
smoother poly layers. Lastly, the timing of the SFo Undercut etch during the first
RIE was adjusted to start before the Freon 115 etch reached the bottom of the
field plate poly, The high selectivity of the SFe etch allowed the rough poly to be
removed without etching the top of the smooth thermal substrate oxide under it,
leaving a smooth surface for the start of the second Freon 115 etch of the first

REE sequence.

4.3 SE G D ey elo p m en t

4.3.1 Epitaxy Pre-clean
The last step that the seed holes are exposed to before the SEG is the RIE
step. The RIE process produces a dirty and damaged surface, which has to be
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cleaned and etched before the SEG so that low defect density material can be
grown. A common procedure is to thermally oxidize the damaged layer and etch
off the oxide with a buffered HF etch. However, this procedure thins the sidewall
oxide too much because the buffered HF etch is too difficult to control. Thin
regions in the oxide result in pinholes through the sidewall oxide as described ear
lier. Instead, a combination of a low temperature (400 0 C) oxidation to burn off
the contaminants (halocarbon residues) [62], a 5 sec buffered HF etch to remove
the thin oxide, and a 950 ° C in situ HCl vapor etch to remove the damaged layer
was attempted.
Planar GCD (described in section 3.1) were built in large islands of SEG
material grown with the HCl pre-clean etch to evaluate the effectiveness of this
etch for removing the damaged layer. Carrier lifetimes estimated from the gated
currents of these planar GCD were about 100/Usec, which were the same as the
lifetimes estimated from planar GCD fabricated in the substrate.

The oxide

grown at 400 0 C is only about 25A, thus the damaged layer must be very thin, or
the damage is annealed out during the high temperature 950 ° C H2 bake before
the epitaxial deposition.

...
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4.3.2 SEG Bulk Quality
Bipolar transistors and planar GCD were fabricated in different materials to
evaluate tlie bulk SEG quality. These tests were used to insure that the bulk
qualities of the SEG would not affect the operation of the SGCD.
Bipolar transistors were fabricated simultaneously in substrate, single SEG,
and double (interrupted growth) SEG material. The fabricated structures were
designed to investigate the quality of SEG material up and beyond the level of its
seed hole, as well as the quality of material grown on top of an already existing
SEG. Since these devices were all made in the same wafer and die, with the same
processing, they are used to compare the electrical quality of the SEG materials to
that of the substrate. A test mask set was used to fabricate a set of three com
parative transistors, all with similar dimensions and doping profiles, but all exist
ing in different materials on the same wafer in the same die as illustrated in Fig
ure 4.7.
The first device is a typical planar BJT fabricated in substrate material with
no epitaxial layer or buried sub-collector. The second device is identical to the
substrate device in all dimensions, except that its active base and emitter regions
are located in an SEG island. Finally, the double SEG device is closest to the
proposed ELO-BJT structure. After the first SEG is grown, it is oxidized and a
seed window opened for growth of the second SEG. After the second growth, the
active device regions are placed in the top (second) SEG island, and collector con
tact made to the first SEG layer.
Device structures were oriented along [100] directions on the <100> plane as
this reduced perimeter defects and thereby increased material quality. Dimen
sions of the devices were made large (60x60 ^m2 emitter areas) so that bulk

M. ,

.E
£

N'substrate <100>
(c)

Figure 4.7.

Cross sections of the three fabricated bipolar devices: (a) Substrate,
(b) Single SEG, and (c) Double SEG.

effects could be studied without the complications of surface and perimeter effects.
High speed devices were not an objective of this work.
N-type, 50-100 Q-cm, <100>, silicon wafers were used as the starting
material. The process began with 3100A of thermal field oxide, into which seed
holes were wet-etched for the first layer of the double SEG devices. A standard
reduced pressure, pancake-type, RF heated epitaxial reactor was used. A cleaning
cycle of five minutes of hydrogen bake and 30 seconds of HCL etch, both at
950 ° C and atmospheric pressure, prepared the silicon for growth. SEG was then
grown up from the substrate in the seed holes at 950 ° C and 150 Torr, using
dichlorosilane (DCS) as the silicon, source, hydrogen chloride (HCL) to prevent
nucleation, and hydrogen (H2 ) as the carrier gas. Growth of 0.54 /im of ELO was
obtained beyond the oxide seed window, both vertically and laterally, for a total
height above the substrate interface of 0.85 //m. The small amount of ELO
' '
//•
•
'
(O.5 4 /im) relative to the seed window size (140x280 /im2) was the major
■

■

■

■

■.

.

difference between the fabricated and the proposed ELO-BJT devices [l].
After the first SEG growth, approximately 1800A of thermal oxide was
grown. Again, seed holes were wet-etched for the second layer of the double SEG
devices and for the first layer of the single SEG devices, as shown in Figure 4.7.
The second SEG was grown with the same parameters as the first. The nominal
growth rate of approximately 0.1 /im per minute yielded 1.13 /im of total height
above the second seed interface.

All three types of devices simultaneously

received the same base and emitter implants and drives. The base was implanted
with boron at 25 keV and a dose of 3.OxlO13 cm '2, and wet-oxidized for J5
minutes at 1000 0C. The emitter was implanted with arsenic at 25 keV and a
dose of 3.0xl015 cm-? , with a final wet oxidation/drive of 20 minutes at 1000 ° C.
Finally, approximately 3000A of aluminum-1 % silicon alloy was sputter

.

deposited, defined, and annealed at 400' C in dry nitrogen for 20 minutes.
The NPN doping profiles for the devices were obtained by spreading resis
tance profile (SRP), and determined, to be nearly identical. The emitter doping,
IO20 cm-3 , and junction depth, 0.12 /um, were similar to the values produced by
simulating this process with SUPREM II. Base doping, IO17 cm-3, and junction
depth, 0.31 /mn, as well as collector doping (4.5xl013 for substrate and single
SEG, 2xl014 cm-3 for double SEG) were also determined from SRP data. The
slight increase in collector doping of the double SEG device was probably due to
the background intrinsic doping of the epitaxial reactor.
Following fabrication, the wafers were diced, mounted in packages, and
bonded for testing. The packaged devices were mounted in a dark box test
fixture, and tested using an HP 4145 Semiconductor Parameter Analyzer. Sixteen
of each of the three types of devices were tested from each of two wafers in order
to obtain an adequate sample size. Although yields were excellent from both
wafers, the values reported here are from one single wafer to insure process simi
larity.

-v.

■

Base-collector and base-emitter junctions were tested separately for reverse
and forward bias characteristics. It is important to note that initially neither
junction was biased to breakdown, since breakdown has been shown to adversely
affect junction/oxide interface quality [63]. Junction reverse bias leakage currents
were measured at -3 volts, while a data analysis computer program extracted the
forward bias junction ideality factor, rj. The transistor was tested by measuring
the forward DC current gain, fi, over a range of collector currents with Vbc = 0
volts, while incrementing Vbe from 0 to I volt. The EarIy-voltage, Va , was
measured by extrapolation from the common emitter collector curves. After all
other measurements were taken, the junction breakdown voltages were measured
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on a few select devices. In addition, an HP 4140B pico-ammeter was used to ver
ify the recombination region and reverse leakage currents.
Plots of the emitter-base junction current versus applied forward bias vol
tage are shown for all three devices in Figure 4.8. The slope of the forward bias
curve determines the junction ideality factor, 77, by the relationship,
qVbe
1BE = Io e V k T

(4 . 1)

where I0 is the saturation current, q is the electron charge, Ygjj is the applied vol
tage, k is Boltzmann’s constant, and T is temperature. An ideality factor, Tiequal
to one indicates diffusion current domination over recombination current and
exemplifies excellent material quality with low defect density. However, an ideal
ity factor near two would indicate recombination current domination over
diffusion current and would signal poor material quality with high defect density.
At moderate forward bias voltages, average emitter-base junction ideality factors
for all three devices were between

1 .0 0

and

1 .0 2

as listed in Table 4 .4 . The simi

larity between SEG and substrate values indicates excellent quality in the double
SEG, single SEG, and substrate materials.
In order to determine material quality farther from the surface than the
emitter-base junctions, the collector-base junctions were tested for forward bias
characteristics as shown in Figure 4.9. Again, ideal regions (where

T j -

1.00)

were measured over four to five decades of diode current, with ideality factors
ranging from 1.00 to 1.03 as listed in Table 4.4. Note that once again the three
materials have very similar results.
In addition to junction ideality factors, minority carrier lifetimes in the three
different materials were estimated using collector-base junction data [64].
Although the ideal region (?/ —

1

.0 0 ) was very clearly defined, the recombination
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Table 4.4.
Summary of emitter-base and collector-base junction data averaged
over approximately 16 fabricated devices in each group.

Emitter-Base
Junction

Type

Collector-Base
Junction

P
OI

Device

V

Leakage Current
(xlO-8 A/cm2)

V

Leakage Current
(xlO- 8 A/cm2)

Substrate

1.02

6.75

1.00

2.63

222

Single SEG

1.00

7.06

1.03

2.66

203

Double SEG

1.00

1.01

2.91

• 12.2

T

(/isec)

83.6

Diode Current (Amps)
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current region (rj —

2.00) predicted at small forward bias was very small.

Because recombination current never became dominant in the total diode current,
recombination region ideality factors were in the 1.08 to 1.12 range. However,
recombination current density proportionality constants, Jrec, were still a useful
means of comparing minority carrier lifetimes for similar devices.
Total diode current density in a non-ideal diode containing both diffusion
current as well as recombination current is given by
q V bc
J bc =

Jdiff e

kT

+ Jrec

q V bc
e 2k T ,

(4.2)

where the first term on the right side represents the diffusion current component,
and the second term is the recombination component. Typically, at small values
of forward junction bias, recombination currents tend to dominate the diffusion
currents in the total current density relationship, so that
q V 0C

J bc ~

Jrec e 2 k T

(4.3)

From space charge region considerations, the recombination current density can
be approximated as,
q nj W
Jrec =

—

(4.4)

so that the minority carrier lifetime can be calculated as,
q nj W
2 Jrec

(4.5)

Doping profiles determined by SRP were used to calculate the zero bias junction
depletion widths. These values were combined with the experimentally deter
mined recombination current density proportionality constants, Jrec, in equation
4.5 to produce effective carrier lifetimes in each of the three devices as listed in

Table 4.4. Substrate and single SEG lifetimes were similar and very high (222
and 203 /Msec respectively). The lower lifetime of the double SEG (82.6 /isec) indi
cates slightly lower quality material, perhaps from defects generated at the
growth interface. However, values from all devices were similar within a multiple
of three, indicating relatively similar lifetimes in each of the materials.
The reverse leakage current densities, J0, for the emitter-base junctions
(measured at -3 volts) are listed in Table 4.4. Because of the difference in doping
from base to emitter (10“^ vs IO1^ cm 3), the base-emitter depletion region exists
almost entirely in the base region (W = 0.11 /um calculated at zero bias).
Although this region is near the emitter and its accompanying implant damage,
current leakages for all devices were similar in magnitude, indicating similar
material quality in all three devices.
Reverse leakage current densities for the base-collector junctions (also meas
ured at -3 volts) were similar in all three devices, and smaller overall than baseemitter values as seen in Table 4.4. This is presumably because the base-collector
depletion regions were farther from the emitter implant damage. Because of the
extremely lightly doped collector (4.5xl013 to 2.0xl014 cm-3), the depletion
region extended entirely into the collector (W = 4.29 fxm calculated at zero bias
voltage).

Although

both

device

junctions

were

shallow

(xBE = °-12 fim and xBC = 0.31 /un), because of the depth of the collector-base

depletion region, reverse leakage current densities indicate excellent material qual
ity entirely through one or both SEG and into the substrate.
The three comparative bipolar transistors were fabricated on the same wafer,
and Resigned as test structures with no lateral device isolation. The collectors of
the devices were electrically connected through the n-type substrate.

As expected, large collector resistance due to low collector doping was found
in all of the devices tested. However, as stated previously, these devices were
designed to compare material and device quality, not for high frequency opera
tion. Due to the relative doping of base to collector regions, average early vol
tages for all three devices ranged from 250 to 350 volts, indicating very little base
width modulation. Junction breakdown voltages were also large as expected with
BV ebo = —11.5 volts and BY cbo = —90.0 volts. In addition, collector to emitter
breakdown was caused by avalanche and not punch-through. No evidence of pip
ing, caused by increased diffusion of impurities near crystal dislocations, was
observed in any of the devices.
The forward DC current gain, p, versus collector current, Ic, is plotted for
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three representative devices in Figure 4.10. The maximum gain of all three
transistor types was very high (between 446 and 482), and are a final indication of
the quality of the single and double SEG material relative to the substrate. It is
important to note that, of all integrated circuit devices, the bipolar transistor is
perhaps the most sensitive to material quality (defects, impurities, etc.).
Differences in current gain between the devices were partly due to slight
differences in impurity concentrations in the SEG and the substrate material, as
well as the averaging of devices tested across the wafer. The quality of the dev
ices is further seen in Figure 4.10 by the flatness of the gain curve over at least
five decades of collector current. The sharp decrease in current gain near 10~4
Amps is a result of the large collector resistance of these test devices driving the
device into saturation.
Finally, planar GCD data was evaluated to find the carrier lifetime in epi
taxy grown with HCl and without IICL This test was used to insure that the HCl
gas was not introducing impurities into the SEC. Wafer A received SEG grown

Device
a
♦
»

Substrate
Single SEG
Double SEG

Maximum
CurrentGain
446.7
471.8
482.3

Collector Current (Amps)

Figure 4.10. Comparison of current gain, /9, versus collector current for three
representative devices. The inset table lists averages of the
maximum current gains of the fabricated devices.

at 920 ° C with 1.76slpm HGl and 0.44slpm DCS. Wafer B received epitaxy grown
at 9 5 0 0 C with OiOftslpna DCS and no HCL The wafers both received the same
bipolar process after their epitaxial growths.
The lifetimes calculated from the planar GCD data are shown in Table 4.5.
The HCl had no influence on the carrier lifetime, and thus is quite clean.
Although the HCl was not thought to be the cause of the sidewall defects, this
test insures that the SEG bulk material has the lowest defect density possible.

4.3.3 LPCVD Hot Wall Selective Epitaxy
Development work on LPCVD hot wall tube selective epitaxy was carried out
with the intent of comparing the quality of the epitaxy from this system with the
quality of the epitaxy from the cold wall reactor. The LPCVD hot wall epitaxy
tube was modified from a LPCVD poly deposition tube to accommodate the
higher temperatures required for epitaxy. The LPCVD system operates at low
pressures of 0.1 - IOTorr, much lower than the cold wall epitaxy reactor.
Secondly, the LPCVD system can be used to control the wafer temperature down
to 400.° C for slow cooling of the wafers as compared to only 6 5 0 0 C with the cold
wall reactor. Finally, the LPCVD reactor can provide in situ oxidations to heal
the SEG/oxide interface at the deposition temperature before cooling the wafers.
An oxidation in the cold wall reactor would result in the burning of the graphite
susceptor and would require extensive new plumbing. An additional benefit of
the LPCVD system is that it can hold up to SO wafers per run, many more than
the cold wall reactors.

Results of test runs using mixtures of H2, HC1, and DCS at 950 *C are given
in Table

Selectivity was achieved in some of the runs, but most of the runs

resulted in rough bulk epitaxy with high defect densities. The low quality was

Table 4.5.
Carrier lifetimes calculated using planar GCD data from
devices built in epitaxy (away from the sidewall region)
grown with and without HCl introduced during the deposition

TO

Wafer A

No HCl

90//sec

W aferB

HCl

QOfJsec

Table 4.6.
Results from 20 minute, 650 ° C LPCVD hot wall tube
selective epitaxial depositions.

F low rate S

I

(seem)
Pressure
H,
DCS
HCl
(mTorr)
0
100
250
1000
0
100
50
385
;
0
200
100
720
0
200
50
600
0
200
0
420
0
50
0
140
100
; 200
50
805
200 j 100
10
700
200
200
0
810
! 400
50
10
985
400
40
5
950
400
40
0
870
400
20
0
835
600
60
0
1400
1000
100
30
2790
1000
100
20
2750
1000
100
0
2570
0
1000
40
2370
* 60 minute deposition

Growth
Rate
(A /m in )

-150
0
0
0
50
20
0
20
100
20
40
60
40
70
80
130*
100
30

I

Sele<stive
(at Iocnation)
3’
2’
..;

L

■?
Yes
Yes

No
■No
; Yes
Yes
< No
1 No
■ No
!■ No V
! No
! No
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Yes
No
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes

99

probably due to air leaks in the system, which resulted in excessive amounts of
H2O and O2 in the system. This project was abandonded due to lack of time and
money. Continued development of this system would be required to produce
usable epitaxy.

4.4 Final Process Design
The final fabrication process starts with 50-100f2—cm phosphorus doped
(100) wafers which are oxidized (1400A) before the first layer of poly (0.5/im) is
deposited and doped n+ with a 3 x l0 14/cm 2 phosphorus ion implantation. This is
the field plate poly and is defined with mask level I. A second oxide of 1400A is
thermally grown on the field plate poly, after which the second (gate) poly layer
of 1.5//m is deposited and doped p+ with a IxlO15/cm 2 boron ion implantation.
The gate poly is then defined with mask level 2, and a 50001 thermal oxide
grown on it. Thfi initial seed hole is opened to the field plate poly through pho
toresist defined with mask level 3 using an anisotropic Freon 115 plasma etch in a
13.56 MHz parallel plate RIE system. This etch creates the vertical sidewalls
required to prevent etching of the sidewall oxide during the next anisotropic RIE.
The two poly layers are then purposely recessed approximately 0.5/mi under the
edges of the seed holes with an isotropic SF6 plasma etch in the same system.
This recess creates an oxide overhang which prevents the upper corners of the
poly from being exposed during the sidewall oxide RIE. The seed hole etch is
finished with a second Freon 115 etch to within 200A of the substrate. A 750A
poly layer is next conformally deposited and completely oxidized to form the
sidewall oxide without stressing the gate and field plate poly layers. A thick
2200A oxide layer is grown, on the sidewalls and the bottom of the seed hole, and
another anisotropic etch with Freon 115 is performed to remove this oxide from

:-' r

the bottom of the seed holes, while leaving it intact on the sidewalls. The pre
epitaxy cleaning starts with a 400 ° C oxidation to remove any halocarbon residue
left by the RIE, which is followed by an II2O2 and H2SO4 clean. In the epitaxial
reactor, the pre-clean continues with a 5 minute 9 5 0 0 C, 150T, H2 bake to
remove the native oxide over the seed holes followed by a one minute
950 ° C, 150T, HCl silicon etch to remove any damaged silicon left by the RIE.
SEG is grown n~ to 3.0pm, and the standard bipolar transistor process sequence
to form the p-n junction and contacts is completed. Mask level 4 is used to define
the photoresist implant mask for a 25keV 5 x l0 13/cm 2 boron base implant which
is activated with a 20 minute 950 ° C wet oxidation to form the diode regions.
Mask level 5 is used to define the oxide mask for the 25keV 3 x l0 15/cm 2 arsenic
emitter implant, which is activated with another 20 minute 950 ° C wet oxidation
to form low resistance substrate contacts. Mask level 6 is used to open the con
tact holes, and mask level 7 is used to define the photoresist for the metal lift-off.
An SEM of a cross section of the finished SGCD is shown in Figure 4.5.
This process is much more complex than that required for planar diodes,
walled SEG diodes, or planar GCD. It requires three additional photolithography
steps, three poly depositions, and two anisotropic etches in addition to the SEG
step. This complex design is justified because it will provide a good estimate of
both the sidewall interface surface recombination velocity, S0, and the lifetime,
Tq1 near the sidewall for comparison with the bulk lifetime as estimated from an

adjacent planar GCD also built in SEG.
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CHAPTER 5 - RESULTS

We reported the first SGCD devices as fabricated using the above process
[65]. In this chapter the successful operation of the SGCD is verified, and the
SGCD is used to investigate the SEG/oxide sidewall interface. The tests used to
verify the intended operation of the SGCD include an analysis of the structure,
investigation of the gated response with normal operation of the SGCD, and an
analysis of the field plates. The range of the SGCD data was compared to Wa1Iled
diode data. To demonstrate the use of ,the SGCD, the results of an evaluation of
the effects of changing process parameters on the SEG/oxide sidewall interface
defect density are presented in section 5.2. The effects of changing the deposition
conditions of temperature, growth rate (HC1 flow rate), and DCS flow rate are
presented and discussed.

An evaluation of post-deposition thermal cycles is

included with the discussion of the effects of the process parameters. Finally, the
consistency of the results is discussed, and the physical profile of the vertical
sidewall interface is suggested as a mechanism responsible for many of the defects
observed. ■

5.1 Verification
The SGCD consisted of a p-n junction diode and three dielectrically isolated
conductors: the metal field plate, the poly gate, and the poly field plate. An
SEM picture shown in Figure 4.4 revealed that the gate and the two field plates
were located as designed. The oxide leakage currents through the SiO2 dielectric
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were measured at 15V with the other four terminals grounded. Typical oxide
leakage currents are listed in Table 5.1. The poly-oxides exhibited the expected
higher leakage currents and lower breakdown voltages than good thermal oxides
grown from monocrystalline material. The sidewall poly-oxide next to the poly
field plate and gate started to break down at approximately 20V. An observation
of the beginning of this breakdown was used to verify that electrical contact had
been made to the poly regions around the SEG.
The leakage currents are consistent from device to device and from run to
run, indicating the oxides are of consistent quality.

Of more importance, the

leakage currents are low enough to npt interfere with the operation of the SGCD.
They also verify that shorts do not exist across the oxide regions. The existence
of shorts (especially in the early devices) between the poly regions and the SEG
was the leading cause of failure in the SGCD structure. These shorts interfered
with the operation of the SGCD by changing the electric field distribution and
current flows. They also indicated grain boundaries existed in the SEG near the
sidewall. A short implies that holes existed in the poly-oxide before or during the
SEG, and the poly grains thus grew epitaxially from these holes. Grain boundaries occur where the epitaxial and poly grain growths join. The existence of the
diode was confirmed by observation of the I-Y plot, and the breakdown voltage
was measured to be approximately 10V.
An output plot from a typical SGCD device is shown in Figure 5.1, and a
definite gated response was observed. This current was significantly larger than
the gate dielectric leakage current and confirmed a gated response resulting from
an extension of the depletion region from the diode along the length of the gate.
The gradual gated response resulted from variations o f the sidewall oxide thick
ness in the vertical direction and variations in the SEG doping resulting from

Table 5.1
Leakage currents of -dielectrically isolated elec trod
with bias of 15V to all other regions.

Electrode

Oxide Leakage

Metal Field Plate

20pA

Poly Field Plate

50pA

Poly Gate

45pA

800

700

OI---------------- :------- -------- :------------ —:------ —:------ :— --------- -J-— ---------JO

5

0

-5

-10

-15

-20

Gate Voltage (Volts)

Figure 5.1.

Data demonstrating the successful operation of the SGCD: diode
current (Id ) versus gate voltage (Vg).

slight autodoping effects. The sidewall oxide thickness variation is inherent to the
fabrication process resulting from different etch rates for silicon and SiO2 during
the initial RIE through the poly layers. The selectivity of this etch creates steps
in the sidewall which are etched at different rates during the second RlE. These
variations result in a range of flat-band and threshold voltages along the inter
face, and the spreading of the gated response.
Finally, the flat-band voltages of the metal and poly field plates were meas
ured to insure that the surfaces adjacent to the field plates were not depleted.
The flat-band voltage was recorded as the gate voltage at which the diode current
begins to increase due to the transition from accumulation to depletion. For
these tests, the gate and one of the field plate leads were interchanged before
operating the SGGD as described above. The flat-band voltages were -4V for the
metal field plate and -IY for the poly field plate. Both field plates biased the
adjacent SEG regions into accumulation when they were grounded,

5,2 Initial Evaluation of SGGD D ata
The SGCD data of Figure 5.1 was Used to provide estimates of the surface
recombination velocity and carrier lifetime near the SEG/oxide sidewall interface.
The diode current did not fall off as the gated region changed from depletion to
inversion indicating there was very little gated surface generation current. The
surface recombination velocity, Which is proportional to this gated current, is
negligible compared to both the reverse bias junction .leakage current and the
gated bulk generation current. The recombination-generation rate at the inter
face is therefore insignificant when compared to the recombination-generation
rate m the bulk epitaxy near the interface. If a poor interface is created during
the epitaxial deposition, it is apparently healed during the oxidation steps after
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the deposition. This result is consistent with the data previously published for
the ELQ/oxide interface [24], which was expected to be similar to the SEG
silicon/oxide sidewall interface.

It is possible that a surface channel formed by boron atoms diffused from the
gate poly into the SEG prevented the surface from being depleted as the gate bias
relative to the substrate was decreased. The surface region would instead be
depleted with positive gate voltages.

Although positive gate voltages were

evaluated, the gated response associated with surface depletion was never
observed in the SGCD data. In addition, a surface channel of boron atoms would
shift the flat-band voltage of the poly gate. This flat band voltage was nearly
equal to zero volts. The difference between the flat-band voltage of the gate and
the poly field plate results from the different doping densities in each of these poly
layers.
To estimate the carrier lifetime near the sidewall, the gated area was calcu
lated as 1000/im x 1.3/mn — 1300/mi2. The resistivity was measured at approxi
mately 500cm with a spreading resistance profile, corresponding to a dopant con
centration of about 2x l0 14/cm 3. With a potential of 0.1 volts applied across the
diode, the depletion width extends about 3/J.m into the epitaxy. The near sidewall
lifetime was estimated as 90ns from a gated bulk current component of 50pA.
This was significantly lower than the bulk lifetime of close to 100/^s for the same
selective epitaxy as estimated from planar GCD data. The low near sidewall life
time can account for the high perimeter junction leakage current observed in
walled diodes.

6.3 Evaluation of the Effects of Varying Deposition Param eters on the
Sid ew allIn terfaceD efectD en sity
The average (mean) gated currents of SGCD from individual wafers are plotted versus temperature, growth rate, HCl flow rate, DCS flow rate, and the
HC1/DCS flow ratio in Figures 5.2-5.6 respectively. These results are from the
wafers processed with the SEG depositions described in Table 5.2.
The mean gated current for the wafers with SEG grown at 920 ° C is lower
than the mean for the wafers with SEG grown at 9 5 0 0 C. This result agrees with
previously published results [7,20,22,27,32]. The implication from this result is
either cooling from the lower temperature results in lower thermal stress, or the
growth mechanism is temperature sensitive such that fewer defects are nucleated
at lower growth temperatures.
The gated current plotted as a function of growth rate generally reveals
lower gated currents are measured from lower growth rate SEG devices. This
data might also explain the relationship with temperature observed in Figure 5.2
since the growth rate at the 9 5 0 0 C SEG was higher than the growth rate of the
9 2 0 0C depositions. This is the first report of a correlation between the growth
rate and the sidewall defect density. Such a correlation would imply the primary
cause of the sidewall defects is related to a growth mechanism. The growth rate
may also affect the sidewall bonding resulting in a change in the distribution of
thermal stress as the wafer is cooled after the deposition.
■

I There is no evidence of a correlation between the gated current and the HCl

flow rate, DCS flow rate, or HC1/DCS flow ratio, as seen in Figures 5.4, 5.5, and
5.6 respectively. A correlation between the defect density and these parameters
would indicate the defects are created by a growth induced mechanism. The
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920

950

SEG Deposition Temperature

Figure 5.2.

Mean gated bulk generation current of SGCD for each wafer versus
deposition temperature.
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Figure 5.3.

Mean gated bulk generation current of SGCD for each wafer versus
epitaxial growth rate.
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Figure 5.4.

Mean gated bulk generation current of SGCD for each wafer versus
HCl flow rate.
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Figure 5.5:

Mean gated bulk generation current of SGCD for each wafer versus
DCS flow rate.
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Figure 5.6.

Mean gated bulk generation current of SGCD for each wafer versus
HCI/DCS ratio.
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Table 5.2
Mean gated bulk generation currents from SGCD and planar GCD and
reverse bias leakage currents of planar diodes in SEG with
the SEG deposition parameters.
!
R un

W a fe r

T im e

Pres

T em p

#

ID

(m in)

(T)

( 0 C)

247

248
' .

:.

•

284

SG CD

PGCD

P la n a r

R a te

I<:;

.h i

D iode

(fi/m in)

(PA )

(PA)

565

0,2

10

712

0.2

1.2

240

0.2

5.0

500

0.2

292

0.25

5.5

802

0.9
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absence of a correlation should not be considered proof against a growth ind need
mechanism without further knowledge about the growth mechanism.
Both post deposition hydrogen annealing and slow cooling rates seem to
reduce the gated current as shown in Figure 5.7. The lowest gated current was
measured from a SGCD treated with an in-situ 10 minute atmospheric pressure
hydrogen anneal at 9000C. This correlation was not found in any previous publi
cation.
The intention of the in-situ anneal was to create an environment so that the
SEG/oxide interface would either re-oxide or possibly heal itself by diffusion of
atoms to the interface. The thermal stress would be then distributed over the
entire surface and not confined to a few silicon-oxide bonds. Lowering the max
imum stress seen by the silicon-oxide bonds was hoped to reduce the number of
sidewall defects. By increasing the pressure from 150T to one atmosphere (740T),
the H2Q and O2 partial pressures are increased by a factor of 5. The maximum
H2O and O2 partial pressures are desired to accommodate a higher temperature
oxidizing anneal. The result would be a faster annealing rate for the interface due
to higher diffusion rates. Previous experiments indicated 900° C and atmospheric
pressure are close to the highest temperature oxidizing environment achievable in
the epitaxial reactor at Purdue University. The slow cooling of the wafers was an
attempt to reduce the effects of thermal stress by allowing the materials time to
flow while cooling.

5.4. Vertical Sidewall Profile
There was a large variation in the gated currents measured from SGCD
between wafers processed similarly, and this anomaly prompted further investiga
tion into the cause of this variation. The variation is evident in the SGCD from
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^ 0.8

c
g

<3 °-6

I

0.4

O
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10 min Anneal and/or
SlowGooIinHydrogen

Figure 5.7.

Mean gated bulk generation current of SGCD for each wafer with
and without post-deposition anneals.
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deposition runs 248, 281, and 288. In these particular runs, the gated current
increased from the 250-500pA range to about 800pA and dropped to 80pA as the
HCl flow rate increased from 0.44 slpm to 0.528 slpm to 0.616 slpm. All other
deposition parameters were identical. There is also no direct relationship between
the gated current values and the different deposition parameters as detected by
observation of the plots in the Figures 5.2 through 5.7.
Additionally, different wafers receiving the same SEG deposition and pro
cessed together, with the exception of the RIE steps, showed a significant varia
tion of gated currents from the SGCD. This was true with the group of wafers
18-2,8 and 16-16, with the results given in Table 5.3. These wafers were the larg
est group to receive selective epitaxy at the same time and had SGCD fabricated
on them- This data eliminated the possibility of the defects being caused by a
deposition parameter not measurable such as the water vapor partial pressure
since these wafers received identical epitaxial depositions.
A large variation appeared between wafers processed in the same SEG depo
sition. Walled diode data was next studied to ascertain whether or not this
phenomenon was unique to the SGCD. The walled diode data from wafers 18-2,8
and 16-16 are listed in Table 5.3. The substrate/oxide walled diode leakage
currents were in the range of one to three times the leakage currents of the
poly/oxide walled diodes. The oxides exposed on the sidewalls of the two types of
walled diodes were grown from the deposited sidewall poly, and both were
exposed to the second RIE step. The difference between the SGCD results and
the poly/oxide walled diode results may be from the sensitivity of the walled
diodes to enhanced dopant diffusion effects along the sidewall interface defects
and the variations in the SEG height.

Table 5.3
Mean gated currents of SGCD and leakage currents of walled diode
from wafers from run 248.

Wafer

(PA)

Walled Diode
Sub/Poly-ox
Poly/Poly-ox
(nA)
(nA)

18-2

500

; , 1.85

3.35

18-8

292

1.4

. i-5

16-16

240

1.65

4.0

SGCD
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The leakage current variation and the higher leakage current (higher defect
density) of the substrate/oxide walled diode compared to the poly/oxide walled
diodes implies the sidewall defect density is a function of the physical sidewall
profile. The SEM cross sections, shown in Figure 5.8, reveal considerable varia
tion of the sidewall profile in structures located next to each other. This variation
occurs during the sequence of defining the SEG seed hole.

Figure 5.8.

SEM of HF etched cross sectioned SGGD structures on same wafer.
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CHAPTER 6 - SUMMARY AND RECOMMENDATIONS

It was shown that the SEG/oxide sidewall interface suffers from a high den
sity of electrically active defects. These defects are generation-recombination
centers which lead to high junction leakage currents in diodes located at or near
the sidewall interface. The sidewall defects need to be reduced before many possi
ble applications of SEG and its related technologies can be considered practical.
Walled diodes suffer from potential problems with enhanced dopant diffusion
and variation in the height of the SEG from deposition to deposition. These
problems make the walled diode a poor tool for comparing SEG/pxide sidewall
interfaces produced under different conditions. In addition, walled diode data
does not reveal the location of the defects. Two new devices, the sidewall capaci
tor and the Sidewall Gate Controlled Diode (SGCD), were presented as new tools
for evaluating and comparing the sidewall defect densities of different SEG/oxide
interfaces. The SGCD was shown to to be a better tool for the evaluation of this
interface than either the walled diode or the sidewall capacitor.
The design and operation of the SGCD was presented in addition to the
development of the fabrication process Usdd to create this unique device structure.
The fabrication process required the development of a new procedure to create a
■ ; ' ■■■■:
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sidewall oxide for use as a dielectric between the gate and field plate electrodes
and the SEG. This new procedure consisted of an anisotropic RIE and a thermal
oxidation of a deposited poly layer. These steps were followed by a second an iso
tropic RIE.
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SEM photographs and an evaluation of the oxides used to isolate the
different electrodes revealed the SGCD structure was fabricated as designed. The
change in diode current as the gate voltage whs ramped indicated a clear gated
response. With the addition of the field plate flat-band voltage analysis, the
intended operation of the first reported SGCD was verified.
An analysis of the gated currents measured with the SGCD revealed the
sidewall junction currents result from bulk defects in the silicon near the sidewall
interface and not just from interfacial defects (dangling bonds) at the interface.
Carrier lifetimes were estimated at 90ns near the sidewall in the SEG and were
touch shorter than the 100/is lifetime in the central region of the same SEG. The
SGCD data had a significantly smaller range of values than walled diodes.
The usefulness of the SGCD was also demonstrated by distinguishing
between different defect densities in different SEG. A study of the effects of vari
ous SEG deposition parameters determined that lower temperature, slower
growth rate depositions, and in-situ hydrogen anneals produced the the lbwest
density of electrically active defects near the sidewall interface.
The effect of deposition temperature is confirmed in the published literature.
However, the apparent effects of growth rate and post deposition anneals are new
and were previously unpublished. Poor correlation between deposition parameters and the defect densities, and the variation of the defect densities of different
wafers that had received the same SEG deposition, suggests many of the defects
are not influenced by the deposition conditions. Instead, it is suggested the den
sity of these defects is controlled by the vertical sidewall profile. Variations in the
sidewall profile were observed by use of a SEM.
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Continued work is necessary to investigate the effects of the sidewall profile
and the sidewall surface on the sidewall defect density. The sidewall profile may
be modified by reducing the pressure during the RIE steps or by the elimination
of the SF6 etch in the first RIE step. The sidewall surface may be modified by
either using a deposited oxide or by coating the sidewall oxide with a polysilicon
layer before the second RlE step. These steps are followed by the removal of this
protective poly layer before the SEG deposition with a SF6 etch. After an accept
able sidewall (one which is able to provide consistently low gated currents with
the SGCD) has been found, the investigation of the effects of varying the growth
parameters should continue.
Other promising areas of continued research include development of the
hot-wall LPCVD selective epitaxial procedure, and an investigation into utilizing
the SGCD structure for a side-gated vertical channel MOSFET.

LIST OF REFERENCES

123

L IST O F R E F E R E N C E S

1)

G. Neudeck, "A New Epitaxial Lateral Overgrowth Silicon Bipolar
Transistor," IEEE Elect. Dev. Lett., vol. EDL-8, no. 10, p. 492, Oct, 1987.

2)

S. Duey, and G. Neudeck, "A Novel Quasi-Dielectrically Isolated Power
Bipolar Transistor Using Epitaxial Lateral Overgrowth," Proc. 1988 Bipolar
Girc. and Tech. Meet., sect. 11.2, p. 241, Sept. 12, 1988.

3)

K. Tanno, N. Endo, H. Kitajima, Y. Kurogi, and H, Tsuya: "Selective Silicon
Epitaxy using Reduced Pressure Technique", Japanese Journal of Applied
Dhysics, vol. 21, no. 9, p. L564, Sept, 1982.

4)

R. Pagliaro, J. Corboy, L. Jastrzebski, and R. Soydan: "Uniformly Thich
Selective Epitaxial Silicon", Journal of the Electrochemical Society, vol. 134,
no. 5, p. 1235, May, 1987.

5)

A Ishitani, N. Endo, and H. Tsuya: 'Local Loading Effect in Selective Silicon
Epitaxy", Japanese Journal of Applied Physics, vol. 23, no. 6, p. L391, June,
1984.

A;,
6)

A. Ishitani, H. Kitajima, N. Endo, and N. Kasai: "Facet Formation in
Selective Silicon Epitaxial Growth", Japanese Journal of Applied Physics,
vol. 24, no. 10, p. 1267, Oct, 1985.

7)

H. Kitajima, A. Ishitani, N. Endo, and K. Tanno: "Crystalline Defects in
Selective Epitaxial Silicon Layers", Japanese Journal of Applied Physics, vol.
22, no. 12, p. L783, Dec, 1983.

8)

H.-J. Voss and H. Kurten: 'Device Isolation Technology by Selective LowPressure Silicon Epitaxy", 1983 IEDM Technical Digest, Sect. 2.5, p. 35,
. .. 1983. . '■

9)

P. Schubert and G. Neudeck, "A New Epitaxy Technique for Device Isolation
and Advanced Device Structures," Eighth Bien. U niv./Gov./Industry
Microelect. Symp., p. 102, June 12, 1989.

10) G. Rubloff, R. Tromp, E. van Loenen, P. Balk, and F. LeGoues, "Summary
Abstract: High Temperature Decomposition of Si02 at the S i/S i0 2
Interface," J. Vac. Sci. Tech., vol. 4, no. 3, p. 1024, M ay/June, 1986.

124

11) G. Ghidini and F. Smith: "Interaction of H2 O with S i(I ll) and (100)",
Journal of the Electrochemical Society, vol. 131, no. 12, p. 2924, Dec, 1984.
12) F. Smith and G. Ghidini: "Interaction of O2 with S i(I ll) and (100)", Journal
of the Electrochemical Society, vol. 129, no. 10, p. 1326, Oct, 1982.
13) H. Liaw, R. Reuss, II. Nguyen, and G. Woods, "Surface Morphology of
Selective Epitaxial Silicon," Proc. of the 9th Internat. CVD Conf., p. 260,
1987.
14) T. Sedgwick, M. Berkenblit, and T. Kuan, "Low-Temperature Selective
Epitaxial Growth of Silicon at Atmospheric Pressure," Appl. Phys. Lett., vol.
54, no. 26, p. 2689, June 26, 1989.
15) M. Berkenblit, T. Sedgwick, and C. Wong, "Low Temperature Selective
Epitaxial SOI Using SiCl4," Proc. of the IOth Internat. CVD Conf., p. 406,
1988.
16) K. Bean, "Chemical Vapor Deposition Application
Processing," Thin Solid Films, vol. 83, p. 173, 1981.

Microelectronics

17) D. Rathman, D. Silversmith, and'J. Burns, ’Lateral Epitaxial Overgrowth of
Silicon on Si02," J. Electrochem. Soc., vol. 129, no. 10, p. 2303, Nov. 1982.
18) D. Bradbury, T. Kamins, and C.-W. Tsao: "Control of Lateral Epitaxial
Chemical Vapor Deposition of Silicon over Insulators", Journal of Applied
Physics, vol. 55, no. 2, p. 519, Jan 15, 1984.
19) H. Kurten, H.-J. Voss, W. Kim, and W. Engl: "Selective Low-Pressure Silicon
Epitaxy for MOS and Bipolar Transistor Application", IEEE Transactions on
Electron Devices, vol. ED-30, no. 11, p. 1511, Nov, 1983.
20) N. Endo, N. Kasai, A. Ishitani, H. Kitaj ima, and Y. Kurogi: "Scaled CMOS
Technology Using SEG Isolation and Buried Well Process", IEEE
Transactions on Electron Devices, vol. ED-33, no. 11, p. 1659, Nov, 1986.
21) C. Drowley, G. Reid, and R. Hull: ’Model for Facet and Sidewall Defect
Formation During Selective Epitaxial Growth of (001) Silicon", Applied
Physics Letters, vol. 52, no. 7, p. 546, Feb 15, 1988.
22) J. Borland, M. Gangani, R. Wise, S. Fong, Y. Oka, and Y. Matsumoto, "
SiliconEpitaxial Growth forA dvancedD evice Structures," Solid State Tech.,
p. I l l , Jan, 1988.
23) R. Pagliaro Jr., J. Corboy, L. Jastrzebski, and R. Soydan, "Uniformly Thick
Selective Epitaxial Silicon," J. Electrochem. Soc., vol. 134, no. 5, p. 1235,
* May, 1987.

24) J. Friedrich and G. Neudeck, "Three Dimensional ' MOS Process
Development", Technical Report TR-EE 89-7, Purdue tlniversity, Feb. 1979.
25) J. Siekkinen, W. Klaasen, and G. Neudeck, "Selective Epitaxial Growth
Silicon Bipolar Transistors for Material Characterization," IEEE Trans, on
Elect. Dev., vol. ED-35, no. 10, p. 1640, Oct, 1988.
26) L; Jastfzebski, A. Ipri, and J. Corboy: "Device Characterization on
Monocrystalline Silicon Grown over Si02 by the ELO (Epitaxial Lateral
Overgrowth) Process", IEEE Electron Device Letters,* vol, EDL-4, no. 2, p.
32, Feb, 1983.
27) N. Endo, K. Tanno, A. Isbitani, Y. Kurogi, and H. Tsuya: "Novel Device
Isolation Technology with Selective Epitaxial Growth", IEEE Transactions
on Electron Devices, vol. ED-31, no. 9, p. 1283, Sept, 1984.
28) H. Liaw, D. Weston, B. Reuss, M. Birrittella, and J, Rose:"Effects of
Substrate Preparation and Growth Ambient on Silicon Selective Epitaxy",
Proceeding of the 9th International CVD Conference, p. 463, 1987.
29) S. Nagao, K. Higashitani, Y. Akasaka, and H. Nakata: "Application of
Selective Epitaxial Growth for CMOS Technology", IEEE Transactions on
Electron Devices, vol. ED-33, no. 11, p. 1738, Nov, 1986.
30) S. Hine, T, Hirao, S. Kayaho, and N. Tsubouchi: "A New Isolation
Technology for Bipolar Devices by Low Pressure Selective Silicon Epitaxy",
1982 Symposium on VLSI Technology Technical Digest, p. 116, 1982.
31) D. Schimmel, "Defect Etch for < 1 0 0 > Silicon Evaluation", J. Electrochem.
Spc., vol. 126, no. 3, p. 479, March, 1979.
32) L. Jastrzebski, J. Corboy, and R. Soydan, "Issues and Problems Involved in
Selective Epitaxial Growth of Silicon SOI Fabrication," Proc. of the IOth
Internat. CVD Conf., p. 334, 1988.
33) S. Liu, G. Neudeck, and L. Bousse, "Three-Dimensional CMOS Localized
Overgrowth Integrated Circuits," Technical Report ONR-TR-86, Office of
NavalResearchjAugust 15, 1986.
34) J. Friedrich and G. Neudeck, "Interface Characterization of Silicon Epitaxial
Lateral Growth over Existing Si02 for Three-Dimensional CMOS
Structures," IEEE Elect. Dev. Lett., vol. 10, no. 4, p. 144, April, 1989.
35) N. Miyamoto, A. Kanai, and U. Kato: 'Dattice Strain of Selectively Grown
Silicon Epitaxial Layer", Japanese Journal of Applied Physics, vol. 25, no. 12,
p. 1825, Dec, 1986.

126

Jastrzebski, "Silicon on Insulators: Different Approaches- A Review," J.
Crystal Growth, vol. 70, p. 253, 1984.

36) L.

37) J. Friedrich and G. Neudeck, "Oxide Degradation During Selective Epitaxial
Growth of Silicon," J, AppL Phys,, vol. 64, no. 7, p. 3538, Oct. I, 1988.

38) J. Borland and C. Drowley: "Advanced Dielectric Isolation Through Selective
Epitaxial Growth Techniques", Solid State Technology, p. 141, Aug, 1985.
39) N. Endo, N. Kasai, A. Ishitani, and Y. Kurogi: "CMOS Technology Using
SEG Isolation Technique", 1983 IEDM Technical Digest, Sect. 2.4, p. 31,
1983.

40) R. Zingg, G. Neudeck, B. Hoefflinger, and S. Liu, "Epitaxial Lateral
Overgrowth of Silicon over Steps of Thick Si02," J. Electrochem. Soc., vol.
133, no. 6, p. 1274, June, 1986.
41) N. Lu, T. Rajeevakumar, G. Bronner, B. Ginsberg, B. Machesney, and E.
Sprogis, "A Buried Trench DRAM Cell Using a Self-Aligned Epitaxy Over
Trench Technology," 1988 International Elect. Dev. Meet. Tech. Dig., sect.
26.2, p.588, Dec, 1988.

42) H. Sunami, "Cell Structures for Future DRAMs," 1985 IEDM Tech. Dig.,
sect. 29.1, p. 694, Dec, 1985.
;.

;/. ■ '

'

■'

.

■

, \

if!■

43) N. Kasai, M. Kimura, N. Endo, A. Ishitani, and H. Kitajima: "Silicon
Selective Epitaxial Growth over Thick SI02 Islands", Japanese Journal of
Applied Physics, vol. 26, no. 5, p. 671, May, 1987.
44) S. Goodwin and J. Plummer, "Electrical Performance and Physics of
Isolation Region Structures for VLSI," IEEE Trans, on Elect. Dev., vol. ED31, no. 7, July, 1984.
45) P. Burggraaf, "The Dawn of Epitaxy’s New Era," Semicon. Internat., p. 68,
May, 1986.
46) S. Fisher, M. Hammond, and N. Sandler, "Reduced Pressure Epitaxy in an
Induction-Heated Vertical Reactor," Solid State Tech., p. 107, Jan. 1986.
47) G. Li, T. Ning, C. Chuang, M. Ketchen, D. Tang, and J. Mauer, "An
Advanced
High-Performance
Trench-Isolated
Self-Aligned
Bipolar
Technology," IEEE Trans, on Elect. Dev., vol. ED-34, no. 11, p. 2246, Nov.
/' ; 1987,
48) V. Silvestri, "Selective Epitaxial Trench (SET)," J. Electrochem. Soc., vol.
135, no. 7, p. 1808, July, 1988.

127
49) E. Bassous, H. N. Yu, Y. Maniscalco, "Topology of Silicon Structures with
Recessed SiO2.," JV Electrochem. Soc., vol. 123, p. 1729, Nov. 1976.
50) N. Oh-uchi, A. Kayanuma, K. Asanp, and H. Hayashi, "A new self-aligned
transistor structure for high speed and low power bipolar LSI’s," IEDM Tech.
Dig., p. 55, Dec. 1983.
51) S. Konaka, Y. Yamamoto, and T. Sakai, "A 30-ps Si bipolar IC using super
self-aligned process technology," IEEE Trans. Electron Devices, yol. ED-33,
no, 4, p. 526, April 1986.
52) H. Park, K. Boyer, C. Clawson, G. Eiden, A. Tangi T, Yamaguchi^ and J.
Sachitano, "High speed polysilicon emitter-base bipolar transistor," IEEE
Electron Device Lett., vol. EDL-7, no. 12, p. 658, Dec. 1986.
53) S. Konaka, Y. Yamamoto, and T. Sakai, "A 30-ps Si Bipolar IC Using Super
Self-Aligned Process Technology," IEEE Trans, on Elect. Dev., vol. ED-33,
no. 4, p. 526, April, 1986.
54) A. S. Grove: "The Physics and Technology of Semiconductor devices", John
Wiley & Sons, Inc. New York, NY, 1967.
55) R. Pierret, "The Gate Controlled Diode S0 Measurement and Steady State
Lateral Current Flow in Deeply Depleted MOS Structures," Solid State
Elect., vol. 17* no.| 12-D, p. 1257, Dec. 1974.
56) M. Pinto, C. Rafferty, H. Yeager, and R. Dutton, "PISCES IIh^ Technical
Report, Dept, of Elect. Eng., Stanford University, Stanford; CA.
57) M. Law, C. Rafferty, R. Dutton, "SupremIV User’s Manual," Stanford
University, Stanford, CA Dec. 1988.
58) LVEphrath and E. Petrillo,"Parameter and Reactor Dependence of Selective
Oxide REE in CF4 + H2," J. Electrochem. Soc., vol. 129, no. 10, p. 2282, Oct.
1982V "'
59) Y. Tzeng and T, Lin, "Plasma Etching with Tetraflouromethane and Nitrous
Oxide: The Role of Oxygen in the Etching of Silicon Materials," J.
Electrochem. Soc., vol. 133, no. 7, p. 1443, July, 1986.
60) 'Hrytek DRIE-100 Operating Manual," Drytek, Inc., Wilmington, MA.
61) G. Oehrlein, J. Clabes, and P. Spirito, "Investigation of Reactive-IonEtching-Related Flourocarbon Film Deposition onto Silicon and a New
Method of Surface Residue Removal," JV Electrochem. Soc., vol. 133, no. 5, p.
1002, May, 1986.

128

62) P. Suryanarayana, B. Dixit, B. Joshi, D. Ruiithala, P. Vyas, and W. Khokle,
"Electrical Properties of Thermal Oxides Grown over Doped Polysilicon Thin
Films," J. Vac. ScL Tech. B, vol. 7, no. 4, p. 599, Jul/Aug, 1989.
63) S. P. Joshi, R. Lahri, and C. Lage, "Poly-emitter Bipolar Hot Carrier Effects
in an Advanced BiCMOS Technology," IEDM Tech. Dig., p. 182, Dec. 1987.
64) W. R. Burger, R. Reif, 'Eulk-quality Bipolar Transistors Fabricated in Lowtemperature (800 ° C) Epitaxial Silicon," Appl. Phys. Lett., vol. 50, no. 20, p.
1447, May 1987.
65) W. Klaasen, and G. Neudeck, "Sidewall Gate Controlled Diode for the
Measurement of Silicon Selective Epitaxial Growth - Si02 Interface Defects,"
IEEE Trans. Elect. Dev., accepted for publication.

APPENDICES

Appendix A. PISGES Device Simulation Information.
file: in.init
|
Title Simulation of SGCD
I

".

$ Generate the mesh
$

option pIotdev=tekc
mesh rect nx—21 ny—21
x.mesh n = l 1=0.0
x.m n = 3 1==2.85 r = .9
x.m n = 5 1=3
x. m n = 2 1 1=10 r = l .I
y. mesh n = l 1=0.0
y.mesh n = 3 I = . 15
y.mesh n = 4 I = .3
y.mesh n = 12 1=1.8
y.mesh n = 1 4 1=1.95
y.mesh n = 1 6 1=2.25
y.mesh n = 1 8 1=2-4
^.m n = 2 1 1=4
$ Define electrode and
$
region num—I ix.l— I
region; num=== I ix .l= l
region; n u m = I ix .l= I
Tegioh n u m = I ix .l= 3
region n u m = I ix .l= 5
region n u m = 2 ix .l= 5
region n u m = 2 ix .l= I
region n u m = 3 ix .l= I
region n u m = 4 ix .l= I

oxide regions
,
/, ■
!
ix .h = 3 iy .l= 16 iy.h— 18 oxide
ix .h = 3 iy .l= 12 iy .h = 14 oxide
ix .h = 3 iy .l= I iy .h = 4 oxide
ix .h = 5 iy .l= I iy .h = 18 oxide
ix.h=21 iy .l= I iy .h = 3 oxide
ix.h= 21 iy .l= 3 iy .h = 21 silicon
ix .h = 5 iy .l= 18 iy .h = 2 1 silicon
ix .h = 3 iy .l= 14 iy .h = 1 6 silicon
ix .h = 3 iy .l= 4 iy .h = 1 2 silicon

$ Define electrodes:
$
1-pfp 2-gate

3-mfp

:$ ' ;

elec
elec
elec
elec

. .

num =l
num =2
num =3
num =4

t

4-gnd
• V

ix .l= l ix .h = l iy .l= 14 iy .h = 1 6
ix .l= I ix .h = l iy .l= 4 iy .h = 12
ix .l= l ix.h = 21 iy .l= I iy .h = l
ix.l= 21 ix.h = 21 iy d = 3 iy .h = 2 1

$ define the doping in the different regions
$

doping reg = 2 n.type c o n c= 2 el4 uniform
doping reg = 3 n.type co n e= IelQ uniform
doping reg = 4 p.type co n e= IelQ uniform

$'
contact num= 3 aluminum
'

I

$ solve ipitial condition

$■
symb newton, c a rr= 2
method xnorm autonr .
models temp== 300 cons print
solve init
$
regrid potential step » .25
$

symb new toil carr= 2
method xnorm autonr
models tem p=300 cons print
solve prev v l= 0 v 2 = -.l v3= 0 v4= 0
$
regrid potential ste p = .25 outf=m sh.init

I$ now perform the real solution:
$

symb newton carr= 2
method xnorm autonr
models te m p = 300 cons print
solve prev v l= 0 v 2 = -l v3= 0 v4= 0 outf=slv.init
$

end
file: in.fp-gate-fp
Title Simulation of SGCD

I$ Generate and plot the mesh

$ .
option plotdev=ei3
mesh in f= msh.init
$ define the doping in the different regions
$ ■
;
doping reg=2 n.type cone= lel4 uniform
doping reg=3 n.type conc=lel9 uniform
doping reg=4 p.type conc=lel9 uniform
$
contact num = 3 aluminum
models te m p = 300 cons print
$ \
load inf=slv.init
,

"

$

'

.

■

■

$
l-pfp 2-gate
3-rnfp
4-sub
$:
symb newton carr= 2
method xnorm autonr itlim it= 20
solve prev v i= 0 v2=-5 v3=0 v4= 0 outf=slv.fp-gate-fp
.

end

A ppendix B. SGCD F ab ricatio n Process Run Sheet.
ELO BJT - Process Flow Sheet
Mask Set EBD.l; Process EBD.l
Wafer Set WAK19: SGCD
P. Schubert
Revised: W. Klaasen & J. Siekkinen
Latest: W. Klaasen 8/13/89
Date Step
Completed
1) STARTING MATERIAL
* 3 inch n-type (phos) 50-100 Ohm-cm <100> with flat on < 110>
Date process flow started:________ :---------------•//• Lot ID -//•:
......:--------------------// wafers:...——___
2) FIELD OXIDE
* Oxidation in Tube =$4
- 40 min H2 burn oxidation @ 1000 C
- H2 @ 90, 02 @ 60
^ Oxide color/thickness
Field:
______/.__ :____ (2300)
3) FIELD PLATE POLY
*■ Poly dep - 5000A
- 2 hr, 5Osccm SiH4, 200mT, 580C
^ Thickness:___ :___________

x-------------- -

x------- :---- —

4) FIELD PLATE POLY IMPLANT
* Implant Phos @ 35keV, dose= 3el4/cm2
- Implant with beamline pressure below le-6T
=$= Beam Current:___________uA

x.—

------

5) FIELD PLATE POLY LITHOGRAPHY (EBD-IjIightfield)
- Lightfield! Flipped!
* Mask ^ l :
x------------- ^ AZ 1350 resist: 25sec @ 5k rpm; 20min @ 90C
Expose: 79sec, 300Watts; dev---- sec, 4:1 DI:351
# Bake 5 min (a) 120C
* Etch poly with SF6 in DRIE-100
x— -----------^ ____min (1.5) #3; 50QW (8.5), 40sccm SF6, 160mT
* Strip resist
x-------------- Include piranha clean (2:1 H2S04:H202) 10 min
6) FIELD PLATE POLY OXIDE
* Oxidation in Tube ^ 4
- 20 min H2 burn oxidation @ 1000 C
- H2 @ 90, 02 @ 60
$ Oxide color/thickness
Field:
________/ ________(3000)
Field plate:________/ ______ _ (1400)

x------!------- _

7) POLY GATE
* Poly dep - 13000A (1.3u)
- 6 hour, 50sccm SiH4, 200mT, 580C
//• Thickness:—------ --------------

x.________ ...

8) GATE POLY IMPLANT
* Implant Boron @ 35keV, dose= Iel5/cm2
- Implant with beamline pressure below le-6T
jf Beam Current:------------:— uA

x------ ---- ’—

9) GATE POLY LITHOGRAPHY (EBD-2,lightfield)
- Lightfield! Flipped!
* Mask --fj-2
x-------- :-----4f AZ 1350 resist: 25sec @ 5k rpm; 20min @ 90C
■jf Expose: 79sec,300Watts; dev---- sec, 4:1 DI:351
^f Bake 5 min @ 120C
* Etch poly with SF6 in DRIE-100
x-------- :-----# ____min (3) #3; 500W, 40sccm SF6, 160mT
* Strip resist
x— --------- - Include piranha clean (2:1 H2S04:H202) 10 min
10) GATE POLY OXIDE
* Oxidation in Tube =$4
- 75 min H2 burn oxidation @ 1100 C
- H2 @ 90, 02 @ 60
^ff Oxide color/thickness
Field:
______ _ / ________ ()
Field P la te :________/ ________()
Gate:
_______/ ________(6000A)

x_------- —_

11) EPI SEED LITHOGRAPHY (EBD-3)
* Mask //3:
x-------;-----4f AZ 4620 resist: 40 sec @ 5k rpm; 30min @ 90C
^jf Expose: 3min,375Watts; overdev 50% ---- (90) sec, 4:1 DI:351
Bake 5 min @ 120C
12) RlE - TRENCH
* Drytek DRIE-100 system
x--------------# : min (125) #1; 750W (9.2), 95sccm 115, 260mT
# :____ min (2:15) #3; 500W (8.5), 40sccm SF6, 160mT
#
_ min (23) #1; 750W, 95sccm 115, 260mT
^ remove resist with piranha clean (3:1)
x--------------13A) SIDEWALL POLY DEP
* Dry oxidation in Tube ^2
x______:___
- 10 niiii (a) 400 C
* Poly dep: 12min SOsccm SilI4 580C 190mT (600A) x_______
13) OXIDATION - SIDEWALL
:i Oxidation in Tube // I
- 40 min H2 burn oxidation @ 1000 C

x__________

- H2 @ 90, 02 @ 60
Jf- Oxide color/thickness
Field:
________/ _
Field P late:.
!Gate:
_
4
Seed Foies: .
-

(6167A)
_ (5860A)
(4896A)
_ ( 2100 )

M) REE- BOTTOM OXIDE
* DrytekDRIE-IOO system
x_— :
# _ _ _ min (45) #1; 750W (9.2), 95sccm 115, 260mT
* Dry oxidation in Tube =//=2
x--------- 10 min oxidation @ 500 C
15) SELECTIVE EPITAXY
* Submitted with monitor
x------ IOPI PARAMETERS Target thickness: 3u
■jj- Date:______ Run:------— — Program:.
Hni- . Cr7
TTitn
TT2>
T
Bake:
T
^ Etch: _min __H2, —DCS,' _HC1;'
TT2, — DCS, __ HC1;
C; ; T
4 Grow: __min
Jfc Epi Height:-——.......... ■------ -———- Oxide:
A
16) EPI OXIDE
* Oxidation in Tube JfcA
- 20 min H2 burn oxidation @ 950 C
- 112 @ 90, 02 @ 60
Jfc Oxide color/thickness
Field:
— __ _ / _______ (3920A)
Field Plate: - , ____/ (3600A)
Gate:
■__ _/
. (2670A)
I1Ipi:
__ _ /
... (860A)

x_

17) BASE LITHOGRAPHY (EBD-4)
* Mask #4:
' x-----■jj-- AZ 1350 resist: 25sec, 5k rpm; 20min @ 90C
•//• Expose: 99sec, 300Watts; over dev 100%___ sec, 5:1 DI:351
Jfc Bake 20 min @ 120C
* Eteh oxide in BHF until dewet
x_
- Etch through field oxide ->or<- only 900A
Jj- Etch time: (50sec) ^— ——_ —.—.—.— _
18) BASE IMPLANT
* Implant Boron @ 25 keV, dose • 5.0E13 cm**-2
x.
- Implant with beamline pressure below 2e-6
- Implant through resist - use beam current of 6uA
* Stripresist
x---- —_ —_
19) BASE OXIDE
* Piranha clean (1:1)
* Oxidation in Tube Jj--A
- 40 min H2 burn oxidation @ 950 C

x---- ----x— —_

F ield Plate:
d f l t,p;
R p i:

Base:

/

-V

r
O
>

<1

- 112 @ 90, 02 @ 60
Oxide color/ thick]aess
Field:
/
:...
■

(4600A)
(3670A)
(2205A)
(1580A)

20) EMITTER LITHOGRAPHY (EBD-5)
* Mask #5:
x_—_
^ AZ 1350 resist: 25sec, 5k rpm; 20min @ 90C
# Expose: 99sec, 300Watts; overdev 100% _— sec, 5:1 D1:351
# Bake 20 min @ 120C
* Etch oxide in BHF until dewet
x----—_
-E tchthroughfieIdoxide
# Etch time until dewet: (5 min) —__—___----:—_ —.
* Strip resist
x,
---- Include piranha clean (2:1 H2S04:H202) 10 min
21) EMITTER IMPLANT
* Implant Arsenic @ 25 keV, dose=3.0E15 cm**-2
- Implant with beamline pressure below 2e-6
-/f- Beam current:.—_ _ _ _ _ _ — .

x

22) EMITTER OXIDE
* Piranha clean (1:1)
x— -----------* Oxidation in Tube y/4
x _ ------- - 40 min 112 burn oxidation @ 950 C
- H2 @ 90, 02 @ 60
# Oxide color/thickness
Field:
____ ___ / ___:..
(5550A)
Field Plate: _____ (5470A)
Gate:
___ __ _ / . ___,__ _ (4550A)
Epi:
___ ____ / ________(3280A)
Base:
____ ___ / ___ . __(2770A)
Emitter:
— ----- I - —— ----- (2220A)
23) CONTACT LITHOGRAPHY (EBD-6)
* Mask ^-6:
.
x—_ _ —;------//; AZ 1350 resist: 25sec, 5k rpm; 20min @ 90C
^ Expose: 99sec, 300Watts; overdev 100% __—sec, 5:1 DI:351
^ Bake 20 min @ 120C
* Etch oxide in BHF until dewet
x---- -------E tehthroughbaseandem itteroxides
y/- Etch time until dewet: (5 min)
— ----* Strip resist
x—
___
- Include piranha clean (1:1 II2S04:II202) 10 min
24) METAL LITHOGRAPHY - LIFTOFF (EBD-7,Darkfield)
* Prebake 20 min @ 120C
x_______
* Mask =//-7:
x____:__ __

jj- AZ 1350 resist: 30sec, 3k rpm; 30min @ 90C
'//■ Expose: 99sec, 30()Watfcs; overdev 50% 12 sec, 4:1 DI:351
■ -//• Bake 20 min @ 120C
* BHF dip Ssec
y ’ '■ '
■ D onotlookfordew et
- Donotrem ove photoresist
25) METAL DEPOSITION
* Sputter deposit Al-l%Si
- 20inin, IOOwatts, 7mTorr
Mftta.1 thicknpRg:

v

:

___:___

26) LIFT-OFF
* Lift off metal with ace in ultrasonic cleaner
- Rinse with ace, meth, di, and N2
27) METAL ANNEAL
* Anneal in Tube #8
- 20 min N2 @ 400C !
- Make sure furnace is down to 400C !
DATE PROCESS FT,OW COMPT.F.TF.D:

x__ _ ■''' !|

x---- —

A ppendix C. SU PREM 4 Process Sim ulation In fo rm atio n .
^ SGCD Process Simulation
Grid definition
#
line x Ioc=O spacing=0.2 tag= left
line x loc=2 spacing=0.2 tag= right
line y Ioc=O spac=0.02 tag= top
line y Ioe= 1.0 spac=0.05 tag=bottom
region silicon xlo=left xhi=right ylo=top yhi—bottorn
bound exposed xlo=left xhi=right ylo=top yhi=top
bound backside xlo=left xhi=right ylo=bottom yhi—bottom
initial orient=100 boron conc=5el8
^ g ateo x id e
deposit silicon phosphor conc=2e!4 thick=Q.08 div=8
diffuse tim e = 40 tem p= 1000 weto2
# Save the structure to a file
structure outf=2a.str
# SEG
diffuse tim e= 10 te m p = 950 argon
deposit silicon thick=0.05 divisions= 10 phos conc=2el4
deposit silicon thick=0.95 divisions= 19 phos conc=2el4
diffuse tim e= 10 te m p = 950 argon
Tyt Save the structure to a file
structure outf=2b.str
# finish GCD
diffuse tim e= 20 te m p = 950 weto2
diffuse tim e = 40 temp=950 weto2
diffuse tim e = 40 te m p = 950 weto2
^ Save the structure to a file
structure o;u tf=2c.str
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